TE28F640J3D75

Manufacturer Part NumberTE28F640J3D75
ManufacturerIntel
TE28F640J3D75 datasheet
 


Specifications of TE28F640J3D75

Cell TypeNORDensity64Mb
Access Time (max)75nsInterface TypeParallel
Boot TypeNot RequiredAddress Bus23/22Bit
Operating Supply Voltage (typ)3/3.3VSync/asyncAsynchronous
Package TypeTSOPProgram/erase Volt (typ)2.7 to 3.6V
Operating Temp Range-40C to 85COperating Temperature ClassificationIndustrial
Operating Supply Voltage (min)2.7VOperating Supply Voltage (max)3.6V
Word Size8/16BitNumber Of Words8M/4Mword
MountingSurface MountPin Count56
Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 38/68

Download datasheet (911Kb)Embed
PrevNext
To change the device to Read Array mode while it is programming or erasing, first issue
the Suspend command. After the operation has been suspended, issue the Read Array
command. When the program or erase operation is subsequently resumed, the device
will automatically revert back to Read Status mode.
Note:
Issuing the Read Array command to the device while it is actively programming or
erasing causes subsequent reads from the device to output invalid data. Valid array
data is output only after the program or erase operation has finished.
The Read Array command functions independent of the voltage level on VPEN.
9.2.2
Read Status Register
Issuing the Read Status Register command places the device in Read Status Register
mode. Subsequent reads output Status Register information on DQ[7:0], and 00h on
DQ[15:8]. The device remains in Read Status Register mode until a different read-
mode command is issued. Performing a program, erase, or block-lock operation also
changes the device’s read mode to Read Status Register mode.
The Status Register is updated on the falling edge of CE#, or OE# when CE# is low.
Status Register contents are valid only when SR7 = 1. When WSM is active, SR7
indicates the WSM’s state and SR[6:0] are in high-Z state.
The Read Status Register command functions independent of the voltage level on
VPEN.
9.2.3
Read Device Information
Issuing the Read Device Information command places the device in Read Device
Information mode. Subsequent reads output device information on DQ[15:0]. In the
case of the 256 Mbit device (2 x 128), the command should be issued to the base
address of the die.
The device remains in Read Device Information mode until a different read command is
issued. Also, performing a program, erase, or block-lock operation changes the device
to Read Status Register mode.
The Read Device Information command functions independent of the voltage level on
VPEN.
9.2.4
CFI Query
The query table contains an assortment of flash product information such as block size,
density, allowable command sets, electrical specifications, and other product
information. The data contained in this table conforms to the Common Flash Interface
(CFI) protocol.
Issuing the CFI Query command places the device in CFI Query mode. Subsequent
reads output CFI information on DQ[15:0] .The device remains in CFI Query mode until
a different read command is issued, or a program or erase operation is performed,
which changes the read mode to Read Status Register mode.
The CFI Query command functions independent of the voltage level on VPEN.
9.3
Programming Operations
Note:
All programming operations require the addressed block to be unlocked, and a valid
VPEN voltage applied throughout the programming operation. Otherwise, the
programming operation will abort, setting the appropriate Status Register error bit(s).
Datasheet
38
Numonyx™ Embedded Flash Memory (J3 v. D)
November 2007
308551-05