TE28F640J3D75

Manufacturer Part NumberTE28F640J3D75
ManufacturerIntel
TE28F640J3D75 datasheet
 


Specifications of TE28F640J3D75

Cell TypeNORDensity64Mb
Access Time (max)75nsInterface TypeParallel
Boot TypeNot RequiredAddress Bus23/22Bit
Operating Supply Voltage (typ)3/3.3VSync/asyncAsynchronous
Package TypeTSOPProgram/erase Volt (typ)2.7 to 3.6V
Operating Temp Range-40C to 85COperating Temperature ClassificationIndustrial
Operating Supply Voltage (min)2.7VOperating Supply Voltage (max)3.6V
Word Size8/16BitNumber Of Words8M/4Mword
MountingSurface MountPin Count56
Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
Page 63/68

Download datasheet (911Kb)Embed
PrevNext
Numonyx™ Embedded Flash Memory (J3 v. D)
Table 40: Primary Vendor-Specific Extended Query (Sheet 2 of 2)
(1)
Offset
Length
P = 31h
(Optional Flash Features and Commands)
Optional feature and command support (1=yes, 0=no)
Undefined bits are “0.” If bit 31 is
“1” then another 31 bit field of optional features follows at
the end of the bit-30 field.
bit 0 Chip erase supported
bit 1 Suspend erase supported
bit 2 Suspend program supported
bit 3 Legacy lock/unlock supported
(P+5)h
bit 4 Queued erase supported
(P+6)h
4
(P+7)h
bit 5 Instant Individual block locking supported
(P+8)h
bit 6 Protection bits supported
bit 7 Page-mode read supported
bit 8 Synchronous read supported
bit9 Simultaneous Operation Supported
bit 30 CFI Link(s) to follow (32, 64, 128- Mb)
bit 30 CFI Link(s) to follow (256 Mb)
bit 31 Another “Optional Feature” field to follow
Supported functions after suspend: read Array, Status, Query
Other supported operations are:
(P+9)h
1
bits 1–7 reserved; undefined bits are “0”
bit 0 Program supported after erase suspend
Block Status Register mask
bits 2–15 are Reserved; undefined bits are “0”
(P+A)h
2
(P+B)h
bit 0 Block Lock-Bit Status register active
bit 1 Block Lock-Down Bit Status active
V
logic supply highest performance program/erase voltage
CC
(P+C)h
1
bits 0–3 BCD value in 100 mV
bits 4–7 BCD value in volts
V
optimum program/erase supply voltage
PP
(P+D)h
1
bits 0–3 BCD value in 100 mV
bits 4–7 HEX value in volts
Note:
1.
Future devices may not support the described “Legacy Lock/Unlock” function. Thus bit 3 would have a value of “0.”
2.
Setting this bit, will lead to the extension of the CFI table. Please refer to
November 2007
308551-05
Description
Table 43
Hex
Add.
Value
Code
36:
--CE
37:
--00
38:
--00
39:
--00
bit 0 = 0
No
bit 1 = 1
Yes
bit 2 = 1
Yes
(1)
(1)
bit 3 = 1
Yes
bit 4 = 0
No
bit 5 = 0
No
bit 6 = 1
Yes
bit 7 = 1
Yes
bit 8 = 0
No
bit 9 = 0
No
bit 30 = 0
No
bit 30 = 0
No
bit 30 = 1
Yes
bit 31 = 0
No
3A:
--01
bit 0 = 1
Yes
3B:
--01
3C:
--00
bit 0 = 1
Yes
bit 1 = 0
No
3D:
--33
3.3 V
3E:
--00
0.0 V
.
Datasheet
63