mc9s12c32mpb16 Freescale Semiconductor, Inc, mc9s12c32mpb16 Datasheet - Page 272

• Manufacturer Part Number: mc9s12c32mpb16
• Description: Hcs12 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

Chapter 9 Clocks and Reset Generator (CRGV4) Block Description
9.4.5
The COP (free running watchdog timer) enables the user to check that a program is running and
sequencing properly. The COP is disabled out of reset. When the COP is being used, software is
responsible for keeping the COP from timing out. If the COP times out it is an indication that the software
is no longer being executed in the intended sequence; thus a system reset is initiated (see
“Computer Operating Properly Watchdog (COP)
Section Figure 9-21., “Clock Chain for
of seven COP time-out periods.
When COP is enabled, the program must write 0x0055 and 0x00AA (in this order) to the ARMCOP
register during the selected time-out period. As soon as this is done, the COP time-out period is restarted.
If the program fails to do this and the COP times out, the part will reset. Also, if any value other than
0x0055 or 0x00AA is written, the part is immediately reset.
Windowed COP operation is enabled by setting WCOP in the COPCTL register. In this mode, writes to
the ARMCOP register to clear the COP timer must occur in the last 25% of the selected time-out period.
A premature write will immediately reset the part.
If PCE bit is set, the COP will continue to run in pseudo-stop mode.
9.4.6
The RTI can be used to generate a hardware interrupt at a fixed periodic rate. If enabled (by setting
RTIE=1), this interrupt will occur at the rate selected by the RTICTL register. The RTI runs with a gated
OSCCLK (see
RTIF flag is set to 1 and a new RTI time-out period starts immediately.
A write to the RTICTL register restarts the RTI time-out period.
272
Computer Operating Properly Watchdog (COP)
Real-Time Interrupt (RTI)
OSCCLK
Section Figure 9-22., “Clock Chain for
gating condition
= Clock Gate
STOP(PSTP,PCE),
WAIT(COPWAI),
COP enable
Figure 9-21. Clock Chain for COP
MC9S12C-Family / MC9S12GC-Family
COP”). Three control bits in the COPCTL register allow selection
CR[2:0]
0:0:0
Rev 01.23
Reset).” The COP runs with a gated OSCCLK (see
÷
16384
RTI”). At the end of the RTI time-out period the
÷
÷
÷
÷
÷
÷
4
4
2
2
4
4
CR[2:0]
0:1:0
0:1:1
1:1:0
0:0:1
1:0:0
1:0:1
1:1:1
COP TIMEOUT
Freescale Semiconductor
Section 9.5.2,