mt9074ap1 Zarlink Semiconductor, mt9074ap1 Datasheet - Page 109

no-image

mt9074ap1

Manufacturer Part Number
mt9074ap1
Description
T1/e1/j1 Single Chip Transceiver With Wide Dynamic Range Liu
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9074AP1
Manufacturer:
ZARLINK
Quantity:
227
7 - 3
2 - 0
2-0
Bit
Bit
7
6
5
4
3
RxBC2 - 0
RxTS4 - 0
RXFRM
RSLPD
RSLIP
Name
Name
AUXP
CEFS
- - -
Table 106 - Most Significant Phase Status Word
Table 107 - Least Significant Phase Status Word
Receive Slip. A change of state (i.e., 1-to-0 or 0-to-1) indicates that a
receive controlled frame slip has occurred.
Receive Slip Direction. If one, indicates that the last received frame slip
resulted in a repeated frame, i.e., system clock is faster than network clock.
If zero, indicates that the last received frame slip resulted in a lost frame,
i.e., system clock is slower than network clock. Updated on an RSLIP
occurrence basis.
Receive Frame Delay. The most significant bit of the Receive Slip Buffer
Phase Status Word. If zero, the delay through the receive elastic buffer is
greater than one frame in length; if one, the delay through the receive
elastic buffer is less than one frame in length.
Auxiliary Pattern. This bit will go high when a continuous 101010... bit
stream (Auxiliary Pattern) is received on the PCM30 link for a period of at
least 512 bits. If zero, auxiliary pattern is not being received. This pattern
will be decoded in the presence of a bit error rate of as much as 10-3.
Consecutively Errored Frame Alignment Signal. This bit goes high when
the last two frame alignment signals were received in error. This bit will be
low when at least one of the last two frame alignment signals is without
error.
Unused.
Receive Time Slot. A five bit counter that indicates the number of time slots
between the receive elastic buffer internal write frame boundary and the
ST-BUS read frame boundary. The count is updated every 250 uS.
Receive Bit Count. A three bit counter that indicates the number of STBUS
bit times there are between the receive elastic buffer internal write frame
boundary and the ST-BUS read frame boundary. The count is updated
every 250 uS.
(Page 3, Address 13H) (E1)
(Page 3, Address 14H) (E1)
Zarlink Semiconductor Inc.
MT9074
109
Functional Description
Functional Description
Data Sheet

Related parts for mt9074ap1