STM32W108CBU6 STMICROELECTRONICS [STMicroelectronics], STM32W108CBU6 Datasheet - Page 140

• Manufacturer Part Number: STM32W108CBU6
• Description: High-performance, IEEE 802.15.4 wireless system-on-chip
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

Analog-to-digital converter
9.3.5
9.3.6
140/179
15
rw
31
rw
15
rw
31
rw
15
rw
14
rw
30
rw
14
rw
30
rw
14
rw
[12:0] ADC_DMABEG: ADC buffer start address. Caution: this must be an even address - the least
ADC DMA status register (ADC_DMASTAT)
Address offset: 0xD014
Reset value:
ADC DMA begin address register (ADC_DMABEG)
Address offset: 0xD018
Reset value:
13
rw
29
rw
13
rw
29
rw
13
rw
[4] ADC_DMARST: Write 1 to reset the ADC DMA. This bit auto-clears.
[1] ADC_DMAAUTOWRAP: Selects DMA mode.
[0] ADC_DMALOAD: Loads the DMA buffer.
[1] ADC_DMAOVF: DMA overflow: occurs when an ADC result is ready and the DMA is not active.
[0] ADC_DMAACT: DMA status: reads 1 if DMA is active.
0: Linear mode, the DMA stops when the buffer is full.
1: Auto-wrap mode, the DMA output wraps back to the start when the buffer is full.
Write 1 to start DMA (writing 0 has no effect). Cleared when DMA starts or is reset.
Cleared by DMA reset.
significant bit of this register is fixed at zero by hardware.
12
28
12
28
12
rw
rw
rw
rw
rw
11
27
11
27
11
rw
rw
rw
rw
rw
0x0000 0000
0x2000 0000
10
26
10
26
10
rw
rw
rw
rw
rw
25
25
rw
rw
rw
rw
rw
9
9
9
Doc ID 16252 Rev 2
24
24
rw
rw
rw
rw
rw
8
8
8
rw
23
rw
rw
23
rw
rw
7
7
7
ADC_DMABEG
22
22
rw
rw
rw
rw
rw
6
6
6
rw
21
rw
rw
21
rw
rw
5
5
5
STM32W108CB, STM32W108HB
DMAR
ADC_
ST
20
rw
rw
20
rw
rw
w
4
4
4
rw
19
rw
rw
19
rw
rw
3
3
3
18
18
rw
rw
rw
rw
rw
2
2
2
MAOVF
UTOW
ADC_D
DMAA
ADC_
RAP
17
17
rw
rw
rw
rw
1
1
1
r
MAACT
ADC_D
ADC_
DMAL
OAD
rw
16
rw
16
rw
rw
0
0
0
r