STM32W108CBU6 STMICROELECTRONICS [STMicroelectronics], STM32W108CBU6 Datasheet - Page 85

• Manufacturer Part Number: STM32W108CBU6
• Description: High-performance, IEEE 802.15.4 wireless system-on-chip
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

STM32W108CB, STM32W108HB
Figure 14. Counter timing diagram, update event when TIM_ARBE = 0 (TIMx_ARR
Figure 15. Counter timing diagram, update event when TIM_ARBE = 1 (TIMx_ARR
Down-counting mode
In down-counting mode, the counter counts from the auto-reload value (contents of the
TIMx_ARR register) down to 0, then restarts from the auto-reload value and generates a
counter underflow event.
An update event can be generated at each counter underflow, by setting the TIM_UG bit in
the TIMx_EGR register, or by using the slave mode controller). Software can disable the
update event by setting the TIM_UDIS bit in the TIMx_CR1 register, to avoid updating the
shadow registers while writing new values in the buffer registers. No update event occurs
until the TIM_UDIS bit is written to 0. However, the counter restarts from the current auto-
reload value, whereas the prescalar's counter restarts from 0, but the prescale rate doesn't
change.
not buffered)
buffered)
Doc ID 16252 Rev 2
General-purpose timers
85/179