STM32W108CBU6 STMICROELECTRONICS [STMicroelectronics], STM32W108CBU6 Datasheet - Page 66

• Manufacturer Part Number: STM32W108CBU6
• Description: High-performance, IEEE 802.15.4 wireless system-on-chip
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

Serial interfaces
7.2.4
7.3
7.3.1
66/179
31
rw
15
rw
31
rw
15
rw
30
rw
14
rw
30
rw
14
rw
Serial controller interrupt mode register (SCx_INTMODE)
Address offset: 0xA854 (SC1_INTMODE) and 0xA858 (SC2_INTMODE)
Reset value:
SCI master mode registers
Serial data register (SCx_DATA)
Address offset: 0xC83C (SC1_DATA) and 0xC03C (SC2_DATA)
Reset value:
[7:0] SC_DATA: Transmit and receive data register. Writing to this register adds a byte to the transmit
29
rw
13
rw
29
rw
13
rw
[2] SC_TXIDLELEVEL: Transmitter idle interrupt mode
[1] SC_TXFREELEVEL: Transmit buffer free interrupt mode
[0] SC_RXVALLEVEL: Receive buffer has data interrupt mode
0: Edge triggered
0: Edge triggered
0: Edge triggered
FIFO. Reading from this register takes the next byte from the receive FIFO and clears the
overrun error bit if it was set.
In UART mode (SC1 only), reading from this register loads the UART status register with the
parity and frame error status of the next byte in the FIFO, and clears these bits if the FIFO is
now empty.
28
12
28
12
rw
rw
rw
rw
27
11
27
11
rw
rw
rw
rw
0x0000 0000
0x0000 0000
26
10
26
10
rw
rw
rw
rw
25
25
rw
rw
rw
rw
9
9
Doc ID 16252 Rev 2
24
24
rw
rw
rw
rw
8
8
23
rw
rw
23
rw
rw
7
7
22
22
rw
rw
rw
rw
6
6
1: Level triggered.
1: Level triggered.
1: Level triggered.
21
rw
rw
21
rw
rw
5
5
STM32W108CB, STM32W108HB
20
rw
rw
20
rw
rw
4
4
SC_DATA
19
rw
rw
19
rw
rw
3
3
SC_TX
IDLEL
EVEL
18
18
rw
rw
rw
rw
2
2
SC_TX
FREEL
EVEL
17
17
rw
rw
rw
rw
1
1
SC_RX
VALLE
VEL
16
rw
rw
16
rw
rw
0
0