STM32W108CBU6 STMICROELECTRONICS [STMicroelectronics], STM32W108CBU6 Datasheet - Page 67

no-image

STM32W108CBU6

Manufacturer Part Number
STM32W108CBU6
Description
High-performance, IEEE 802.15.4 wireless system-on-chip
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32W108CBU6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32W108CBU61
Manufacturer:
ST
0
Part Number:
STM32W108CBU61TR
Manufacturer:
ST
0
Part Number:
STM32W108CBU63
Manufacturer:
ST
0
Part Number:
STM32W108CBU63TR
Manufacturer:
ST
0
Part Number:
STM32W108CBU63TR
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32W108CBU64
Manufacturer:
ST
Quantity:
2 330
Part Number:
STM32W108CBU64
Manufacturer:
ST
0
Part Number:
STM32W108CBU64TR
Manufacturer:
IDT
Quantity:
5 803
Part Number:
STM32W108CBU64TR
Manufacturer:
ST
Quantity:
20 000
STM32W108CB, STM32W108HB
7.3.2
7.3.3
31
rw
15
rw
31
rw
15
rw
30
rw
14
rw
30
rw
14
rw
SPI configuration register (SCx_SPICFG)
Address offset: 0xC858 (SC1_SPICFG) and 0xC058 (SC2_SPICFG)
Reset value:
SPI status register (SCx_SPISTAT)
Address offset: 0xC840 (SC1_SPISTAT) and 0xC040 (SC2_SPISTAT)
Reset value:
29
rw
13
rw
29
rw
13
rw
[5] SC_SPIRXDRV: Receiver-driven mode selection bit (SPI master mode only). Clear this bit to
[4] SC_SPIMST: Set this bit to put the SPI in master mode, clear this bit to put the SPI in slave
[3] SC_SPIRPT: This bit controls behavior on a transmit buffer underrun condition in slave mode.
[2] SC_SPIORD: This bit specifies the bit order in which SPI data is transmitted and received.
[1] SC_SPIPHA: Clock phase configuration: clear this bit to sample on the leading (first edge) and
[0] SC_SPIPOL: Clock polarity configuration: clear this bit for a rising leading edge and set this bit
[3] SC_SPITXIDLE: This bit is set when both the transmit FIFO and the transmit serializer are
initiate transactions when transmit data is available. Set this bit to initiate transactions when the
receive buffer (FIFO or DMA) has space.
mode.
Clear this bit to send the BUSY token (0xFF) and set this bit to repeat the last byte. Changes to
this bit take effect when the transmit FIFO is empty and the transmit serializer is idle.
0: Most significant bit first.
set this bit to sample on the second edge.
for a falling leading edge.
empty.
28
rw
12
rw
28
12
rw
rw
27
rw
11
rw
27
11
rw
rw
0x0000 0000
0x0000 0000
26
rw
10
rw
26
10
rw
rw
25
rw
rw
9
25
rw
rw
9
Doc ID 16252 Rev 2
24
rw
rw
8
24
rw
rw
8
23
rw
rw
7
23
rw
rw
7
22
rw
rw
6
22
rw
rw
6
1: Least significant bit first.
21
rw
rw
5
SC_SPI
RXDRV
21
rw
rw
5
20
rw
rw
4
SC_S
PIMS
20
rw
rw
T
SC_SPI
TXIDLE
4
19
rw
3
r
SC_SP
IRPT
19
rw
rw
3
TXFREE
SC_SPI
18
rw
2
r
SC_SP
IORD
Serial interfaces
18
rw
rw
2
SC_SPI
RXVAL
17
rw
SC_SP
1
r
IPHA
17
rw
rw
1
SC_SPI
RXOVF
67/179
SC_SP
16
rw
IPOL
0
r
16
rw
rw
0

Related parts for STM32W108CBU6