DF2367VF33 Renesas Electronics America, DF2367VF33 Datasheet - Page 704

• Manufacturer Part Number: DF2367VF33
• Description: MCU 3V 384K 128-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of DF2367VF33

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 33MHz
• Connectivity: I²C, IrDA, SCI, SmartCard
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 384KB (384K x 8)
• Program Memory Type: FLASH
• Ram Size: 24K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 128-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Other names: HD64F2367VF33; HD64F2367VF33

Section 15 I
Legend:
S:
SLA: Slave address
R/W: Indicates the direction of data transfer: from the slave device to the master device when
A:
DATA: Transferred data
P:
15.4.2
In I
data, and the slave device returns an acknowledge signal. For master transmit mode operation
timing, refer to figures 15.5 and 15.6. The transmission procedure and operations in master
transmit mode are described below.
1. Set the ICE bit in ICCRA to 1. Set the WAIT bit in ICMR and the CKS3 to CKS0 bits in
2. Read the BBSY flag in ICCRB to confirm that the bus is free. Set the MST and TRS bits in
3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data
4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1
5. The transmit data after the second byte is written to ICDRT every time TDRE is set, thus
6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last
Rev.6.00 Mar. 18, 2009 Page 644 of 980
REJ09B0050-0600
2
ICCR1 to 1. (Initial setting)
ICCRA to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV
instruction. (Start condition issued) This generates the start condition.
show the slave address and R/W) to ICDRT. After this, when TDRE is cleared to 0, data is
transferred from ICDRT to ICDRS. TDRE is set again.
at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the
slave device has been selected. Then, write second byte data to ICDRT, and clear TDRE and
TEND. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop
condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL
is fixed low until the transmit data is prepared or the stop condition is issued.
clearing TDRE.
byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the
C bus format master transmit mode, the master device outputs the transmit clock and transmit
Start condition. The master device drives SDA from high to low while SCL is high.
R/W is 1, or from the master device to the slave device when R/W is 0.
Acknowledge. The receiving device drives SDA to low.
Stop condition. The master device drives SDA from low to high while SCL is high.
Master Transmit Operation
2
C Bus Interface2 (IIC2) (Option)