DF2367VF33 Renesas Electronics America, DF2367VF33 Datasheet - Page 815

MCU 3V 384K 128-QFP

DF2367VF33

Manufacturer Part Number
DF2367VF33
Description
MCU 3V 384K 128-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2300r
Datasheet

Specifications of DF2367VF33

Core Processor
H8S/2000
Core Size
16-Bit
Speed
33MHz
Connectivity
I²C, IrDA, SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
84
Program Memory Size
384KB (384K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
128-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Other names
HD64F2367VF33
HD64F2367VF33

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2367VF33V
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
DF2367VF33V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
DF2367VF33WV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
(2)
The procedures for download, initialization, and programming are shown in figure 20.11.
The procedure program must be executed in an area other than the flash memory to be
programmed. Especially the part where the SCO bit in FCCS is set to 1 for downloading must be
executed in the on-chip RAM.
Programming Procedure in User Program Mode
Set the FPEFEQ, FUBRA
JSR FTDAR setting + 32
Select on-chip program
to be downloaded and
destination by FTDAR
procedure program
Set SCO to 1 and
execute download
Start programming
Set FKEY to H'A5
specify download
Clear FKEY to 0
DPFR = 0?
Initialization
FPFR = 0?
parameter
a
Yes
Yes
Initialization error processing
Download error processing
Figure 20.11 Programming Procedure
No
No
1.
2.
3.
4.
5.
6.
7.
8.
Section 20 Flash Memory (0.18-μm F-ZTAT Version)
Rev.6.00 Mar. 18, 2009 Page 755 of 980
No
JSR FTDAR setting + 16
JSR FTDAR setting + 16
Disable interrupts and bus
Set parameters to ER1
Programming finished
(FMPAR and FMPDR)
procedure program
End programming
Set FKEY to H'5A
Clear FKEY to 0
master operation
programming is
other than CPU
Programming
Required data
FPFR = 0?
FPFR = 0?
processing
completed?
and ER0
a
Yes
Yes
Yes
REJ09B0050-0600
Clear FKEY and
Clear FKEY and
error processing
error processing
No
No
programming
programming
9.
10.
11.
12.
13.
14.
15.
16.
17.

Related parts for DF2367VF33