HD6412373R RENESAS [Renesas Technology Corp], HD6412373R Datasheet - Page 23

no-image

HD6412373R

Manufacturer Part Number
HD6412373R
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2300 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Item
26.4.3 Bus Timing
Figure 26.11 Basic
Bus Timing: Three-
State Access (CS
Assertion Period
Extended)
Figure 26.14 DRAM
Access Timing: Two-
State Access
Figure 26.15 DRAM
Access Timing: Two-
State Access, One
Wait
Figure 26.16 DRAM
Access Timing: Two-
State Burst Access
Figure 26.17 DRAM
Access Timing: Three-
State Access (RAST =
1)
Figure 26.18 DRAM
Access Timing: Three-
State Burst Access
26.4.4 DMAC and
EXDMAC Timing
Figure 26.28 DMAC
and EXDMAC Single
Address Transfer
Timing: Two-State
Access
Figure 26.29 DMAC
and EXDMAC Single
Address Transfer
Timing: Three-State
Access
Page
1074
1077
1078
1079
1080
1081
1088
1089
Revision (See Manual for Details)
Figure amended
Figure amended
Figure amended
Figure amended
Figure amended
Figure amended
Figure amended
Figure amended
EDACK2, EDACK3
EDACK2, EDACK3
EDACK2, EDACK3
EDACK2, EDACK3
EDACK2, EDACK3
EDACK2, EDACK3
EDACK2, EDACK3
EDACK2, EDACK3
t
EDACD1
Rev.7.00 Mar. 18, 2009 page xxi of lxvi
t
EDACD1
t
EDACD1
t
EDACD1
t
EDACD1
t
EDACD1
t
REJ09B0109-0700
EDACD2
t
EDACD2
t
EDACD2
t
t
EDACD2
t
EDACD2
EDACD2

Related parts for HD6412373R