MC908LJ12CFUE Freescale Semiconductor, MC908LJ12CFUE Datasheet - Page 135

IC MCU 12K FLASH 4/8MHZ 64-QFP

MC908LJ12CFUE

Manufacturer Part Number
MC908LJ12CFUE
Description
IC MCU 12K FLASH 4/8MHZ 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908LJ12CFUE

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
IRSCI, SPI
Peripherals
LCD, LVD, POR, PWM
Number Of I /o
32
Program Memory Size
12KB (12K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Processor Series
HC08LJ
Core
HC08
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SCI, SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
32
Number Of Timers
4
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
FSICEBASE, M68EML08LJLKE, ZK-HC08LX-A, M68CBL05CE
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 6 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908LJ12CFUE
Manufacturer:
FREESCALE
Quantity:
4 330
Part Number:
MC908LJ12CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908LJ12CFUE
Manufacturer:
FREESCALE
Quantity:
4 330
Part Number:
MC908LJ12CFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
9.3.1 Bus Timing
9.3.2 Clock Start-up from POR or LVI Reset
MC68HC908LJ12
Freescale Semiconductor
STOP MODE CLOCK
ENABLE SIGNALS
FROM CONFIG2
OSC2
OSC1
Rev. 2.1
PHASE-LOCKED LOOP (PLL)
OSCILLATOR (OSC) MODULE
CGMRCLK
In user mode, the internal bus frequency is either the oscillator output
(CGMXCLK) divided by four, CGMXCLK divided by two, or the PLL
output (CGMPCLK) divided by four.
When the power-on reset module or the low-voltage inhibit module
generates a reset, the clocks to the CPU and peripherals are inactive
and held in an inactive phase until after the 4096 ICLK cycle POR
timeout has completed. The RST pin is driven low by the SIM during this
entire period. The IBUS clocks start upon completion of the timeout.
Figure 9-3. CGM Clock Signals
System Integration Module (SIM)
CGMOUT
SIMDIV2
CGMXCLK
ICLK
SYSTEM INTEGRATION MODULE
SIM COUNTER
÷ 2
TO RTC, ADC
System Integration Module (SIM)
GENERATORS
BUS CLOCK
USER MODE
MONITOR MODE
Technical Data
SIMOSCEN
PTC1
IT12
TO REST
OF MCU
IT23
TO REST
OF MCU
135

Related parts for MC908LJ12CFUE