MC908LJ12CFUE Freescale Semiconductor, MC908LJ12CFUE Datasheet - Page 293

IC MCU 12K FLASH 4/8MHZ 64-QFP

MC908LJ12CFUE

Manufacturer Part Number
MC908LJ12CFUE
Description
IC MCU 12K FLASH 4/8MHZ 64-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908LJ12CFUE

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
IRSCI, SPI
Peripherals
LCD, LVD, POR, PWM
Number Of I /o
32
Program Memory Size
12KB (12K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Processor Series
HC08LJ
Core
HC08
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SCI, SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
32
Number Of Timers
4
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
FSICEBASE, M68EML08LJLKE, ZK-HC08LX-A, M68CBL05CE
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 6 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908LJ12CFUE
Manufacturer:
FREESCALE
Quantity:
4 330
Part Number:
MC908LJ12CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908LJ12CFUE
Manufacturer:
FREESCALE
Quantity:
4 330
Part Number:
MC908LJ12CFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
14.13.5 CGND (Clock Ground)
MC68HC908LJ12
Freescale Semiconductor
Rev. 2.1
When an SPI is configured as a master, the SS input can be used in
conjunction with the MODF flag to prevent multiple masters from driving
MOSI and SPSCK. (See
SS pin to set the MODF flag, the MODFEN bit in the SPSCK register
must be set. If the MODFEN bit is low for an SPI master, the SS pin can
be used as a general-purpose I/O under the control of the data direction
register of the shared I/O port. With MODFEN high, it is an input-only pin
to the SPI regardless of the state of the data direction register of the
shared I/O port.
The CPU can always read the state of the SS pin by configuring the
appropriate pin as an input and reading the port data register. (See
Table
CGND is the ground return for the serial clock pin, SPSCK, and the
ground for the port output buffers. It is internally connected to V
shown in
Note 1. X = Don’t care
SPE
0
1
1
1
14-3.)
Serial Peripheral Interface Module (SPI)
SPMSTR
Table
X
0
1
1
(1)
14-1.
MODFEN
Table 14-3. SPI Configuration
X
X
0
1
14.8.2 Mode Fault
Master without MODF
SPI Configuration
Master with MODF
Not enabled
Slave
Serial Peripheral Interface Module (SPI)
Error.) For the state of the
General-purpose I/O;
General-purpose I/O;
State of SS Logic
SS ignored by SPI
SS ignored by SPI
Input-only to SPI
Input-only to SPI
Technical Data
SS
as
293

Related parts for MC908LJ12CFUE