MC908LJ12CFUE Freescale Semiconductor, MC908LJ12CFUE Datasheet - Page 386

• Manufacturer Part Number: MC908LJ12CFUE
• Description: IC MCU 12K FLASH 4/8MHZ 64-QFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC908LJ12CFUE

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: IRSCI, SPI
• Peripherals: LCD, LVD, POR, PWM
• Number Of I /o: 32
• Program Memory Size: 12KB (12K x 8)
• Program Memory Type: FLASH
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-QFP
• Processor Series: HC08LJ
• Core: HC08
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 4
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: FSICEBASE, M68EML08LJLKE, ZK-HC08LX-A, M68CBL05CE
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 6 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

Break Module (BRK)
22.4.1 Flag Protection During Break Interrupts
22.4.2 CPU During Break Interrupts
22.4.3 TIM1 and TIM2 During Break Interrupts
22.4.4 COP During Break Interrupts
22.5 Low-Power Modes
22.5.1 Wait Mode
Technical Data
386
The BCFE bit in the SIM break flag control register (SBFCR) enables
software to clear status bits during the break state.
The CPU starts a break interrupt by:
The break interrupt begins after completion of the CPU instruction in
progress. If the break address register match occurs on the last cycle of
a CPU instruction, the break interrupt begins immediately.
A break interrupt stops the timer counters.
The COP is disabled during a break interrupt when V
the RST pin.
The WAIT and STOP instructions put the MCU in low power-
consumption standby modes.
If enabled, the break module is active in wait mode. In the break routine,
the user can subtract one from the return address on the stack if SBSW
is set (see
SBSW bit by writing logic 0 to it.
•
•
Loading the instruction register with the SWI instruction
Loading the program counter with $FFFC and $FFFD
($FEFC and $FEFD in monitor mode)
Section 9. System Integration Module
Break Module (BRK)
MC68HC908LJ12
Freescale Semiconductor
(SIM)). Clear the
TST
is present on
—
Rev. 2.1