MC68HC908MR16CFU Freescale Semiconductor, MC68HC908MR16CFU Datasheet - Page 33

• Manufacturer Part Number: MC68HC908MR16CFU
• Description: IC MCU 8MHZ 16K FLASH 64-QFP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC68HC908MR16CFU

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: SCI, SPI
• Peripherals: LVD, POR, PWM
• Number Of I /o: 44
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Freescale Semiconductor
U = Unaffected
$003E
$003F
$0040
$0041
$0042
$0043
$0044
$0045
$0046
$0047
$0050
$0051
$0052
Addr.
↓
TIMB Status/Control Register
Right Justified Mode (ADRH)
Right Justified Mode (ADRL)
TIMB Counter Register High
IRQ Status/Control Register
X = Indeterminate
Register Name
ADC Data Register High
Figure 2-2. Control, Status, and Data Registers Summary (Sheet 6 of 8)
SCI Baud Rate Register
ADC Status and Control
ADC Data Register Low
SPI Status and Control
SPI Control Register
ADC Clock Register
Register (ADSCR)
Register (SPSCR)
SPI Data Register
Unimplemented
See page 177.
See page 211.
See page 212.
See page 214.
See page 244.
See page 246.
See page 94.
See page 52.
See page 54.
See page 54.
See page 55.
(TBCNTH)
(ADCLK)
(SCBR)
(SPCR)
(SPDR)
(TBSC)
(ISCR)
MC68HC908MR32 • MC68HC908MR16 Data Sheet, Rev. 6.1
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Read:
Read:
Read: COCO
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
SPRIE
ADIV2
SPRF
Bit 15
Bit 7
TOF
AD7
R7
T7
R
R
R
R
R
R
R
R
0
0
0
0
0
0
0
0
0
0
0
0
= Reserved
ERRIE
ADIV1
Bit 14
AIEN
TOIE
AD6
R6
T6
R
R
R
R
R
R
6
0
0
0
0
0
0
0
0
0
0
0
SPMSTR
TSTOP
ADCO
ADIV0
OVRF
SCP1
Bit 13
AD5
R5
T5
R
R
R
R
R
5
0
0
0
0
0
0
1
0
1
0
ADICLK
ADCH4
MODF
CPOL
SCP0
TRST
Bit 12
Bold
Unaffected by reset
AD4
Unaffected by reset
Unaffected by reset
R4
T4
R
R
R
R
R
4
0
0
0
1
0
0
0
0
0
0
0
= Buffered
MODE1
ADCH3
CPHA
SPTE
Bit 11
IRQF
AD3
R3
T3
R
R
R
R
R
R
3
0
0
0
1
0
0
1
1
0
0
0
MODFEN
SPWOM
MODE0
ADCH2
SCR2
ACK1
Bit 10
AD2
PS2
R2
T2
R
R
R
2
0
0
0
1
0
1
0
0
0
0
= Unimplemented
IMASK1
ADCH1
SCR1
SPR1
AD9
AD1
SPE
PS1
Bit 9
R1
T1
R
R
R
1
0
0
1
0
0
0
0
0
0
Memory Map
MODE1
ADCH0
SPTIE
SCR0
SPR0
Bit 0
Bit 8
AD8
AD0
PS0
R0
T0
R
R
R
R
0
0
1
0
0
0
0
0
0
33