s908gz60cfa Freescale Semiconductor, Inc, s908gz60cfa Datasheet - Page 143

• Manufacturer Part Number: s908gz60cfa
• Description: M68hc08 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

12.6 Interrupts
The MSCAN08 supports four interrupt vectors mapped onto eleven different interrupt sources, any of
which can be individually masked. For details, see
through
12.6.1 Interrupt Acknowledge
Interrupts are directly associated with one or more status flags in either the MSCAN08 receiver flag
register (CRFLG) or the MSCAN08 transmitter flag register (CTFLG). Interrupts are pending as long as
one of the corresponding flags is set. The flags in the above registers must be reset within the interrupt
handler in order to handshake the interrupt. The flags are reset through writing a ‘1’ to the corresponding
bit position. A flag cannot be cleared if the respective condition still prevails.
12.6.2 Interrupt Vectors
The MSCAN08 supports four interrupt vectors as shown in
relative interrupt priority are dependent on the chip integration and to be defined.
Freescale Semiconductor
1. Transmit Interrupt: At least one of the three transmit buffers is empty (not scheduled) and can be
2. Receive Interrupt: A message has been received successfully and loaded into the foreground
3. Wakeup Interrupt: An activity on the CAN bus occurred during MSCAN08 internal sleep mode or
4. Error Interrupt: An overrun, error, or warning condition occurred. The receiver flag register
loaded to schedule a message for transmission. The TXE flags of the empty message buffers are
set.
receive buffer. This interrupt will be emitted immediately after receiving the EOF symbol. The RXF
flag is set.
power-down mode (provided SLPAK = WUPIE = 1).
(CRFLG) will indicate one of the following conditions:
–
–
–
–
–
–
12.13.8 MSCAN08 Transmitter Control
Overrun: An overrun condition as described in
Receiver Warning: The receive error counter has reached the CPU warning limit of 96.
Transmitter Warning: The transmit error counter has reached the CPU warning limit of 96.
Receiver Error Passive: The receive error counter has exceeded the error passive limit of 127
and MSCAN08 has gone to error passive state.
Transmitter Error Passive: The transmit error counter has exceeded the error passive limit of
127 and MSCAN08 has gone to error passive state.
Bus Off: The transmit error counter has exceeded 255 and MSCAN08 has gone to bus off state.
Bit manipulation instructions (BSET) shall not be used to clear interrupt
flags.
MC68HC908GZ60 • MC68HC908GZ48 • MC68HC908GZ32 Data Sheet, Rev. 6
Register.
NOTE
12.13.5 MSCAN08 Receiver Flag Register (CRFLG)
12.4.2 Receive
Table
12-1. The vector addresses and the
Structures, has occurred.
Interrupts
143