C8051F060_07 SILABS [Silicon Laboratories], C8051F060_07 Datasheet - Page 206
C8051F060_07
Manufacturer Part Number
C8051F060_07
Description
Mixed Signal ISP Flash MCU Family
Manufacturer
SILABS [Silicon Laboratories]
Datasheet
1.C8051F060_07.pdf
(328 pages)
- Current page: 206 of 328
- Download datasheet (3Mb)
C8051F060/1/2/3/4/5/6/7
eral’s enable bits are not set to a logic 1, then its ports are not accessible at the Port pins of the device.
Also note that the Crossbar assigns pins to all associated functions when the SMBus, UART0 or UART1
are selected (i.e. SMBus, SPI, UART). It would be impossible, for example, to assign TX0 to a Port pin
without assigning RX0 as well. The SPI can operate in 3 or 4-wire mode (with or without NSS). Each com-
bination of enabled peripherals results in a unique device pinout.
All Port pins on Ports 0 through 3 that are not allocated by the Crossbar can be accessed as General-Pur-
pose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 18.9,
Figure 18.11, Figure 18.14, and Figure 18.17), a set of SFRs which are both byte- and bit-addressable.
The output states of Port pins that are allocated by the Crossbar are controlled by the digital peripheral that
is mapped to those pins. Writes to the Port Data registers (or associated Port bits) will have no effect on
the states of these pins.
A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regard-
less of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs
during the execution of a read-modify-write instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC,
CLR, SETB, and the bitwise MOV write operation). During the read cycle of the read-modify-write instruc-
tion, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.
Because the Crossbar registers affect the pinout of the peripherals of the device, they are typically config-
ured in the initialization code of the system before the peripherals themselves are configured. Once config-
ured, the Crossbar registers are typically left alone.
Once the Crossbar registers have been properly configured, the Crossbar is enabled by setting XBARE
(XBR2.4) to a logic 1. Until XBARE is set to a logic 1, the output drivers on Ports 0 through 3 are
explicitly disabled in order to prevent possible contention on the Port pins while the Crossbar reg-
isters and other registers which can affect the device pinout are being written.
The output drivers on Crossbar-assigned input signals (like RX0, for example) are explicitly disabled; thus
the values of the Port Data registers and the PnMDOUT registers have no effect on the states of these
pins.
18.1.2. Configuring the Output Modes of the Port Pins
The output drivers on Ports 0 through 3 remain disabled until the Crossbar is enabled by setting XBARE
(XBR2.4) to a logic 1.
The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull
configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be
driven to GND, and writing a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configu-
ration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to
GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configura-
tion is useful to prevent contention between devices in systems where the Port pin participates in a shared
interconnection in which multiple outputs are connected to the same physical wire (like the SDA signal on
an SMBus connection).
The output modes of the Port pins on Ports 0 through 3 are determined by the bits in the associated PnM-
DOUT registers (See Figure 18.10, Figure 18.13, Figure 18.16, and Figure 18.18). For example, a logic 1
in P3MDOUT.7 will configure the output mode of P3.7 to Push-Pull; a logic 0 in P3MDOUT.7 will configure
the output mode of P3.7 to Open-Drain. All Port pins default to Open-Drain output.
206
Rev. 1.2
Related parts for C8051F060_07
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
PCI-EXPRESS GEN 1, GEN 2, & GEN 3 SIX OUTPUT CLOCK GENERATOR
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
Si4010 KEY FOB DEMO KIT WITH AES CAPABILITY
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
Si4010 DEVELOPMENT KIT USER’S GUIDE
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
Si4010 SIMPLIFIED KEY FOB DEMO KIT USER’S GUIDE
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
EZRADIO® TWO-WAY LINK DEVELOPMENT KIT USER’S
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
Si4010 EZRADIO® REMOTE CONTROL DEMO KIT USER’S
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
Si477X EVALUATION BOARD USER’S GUIDE
Manufacturer:
SILABS [Silicon Laboratories]
Part Number:
Description:
Si4455 EZRADIO® TWO-WAY LINK DEMO KIT
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
0.5 AND 2.5 AMP ISODRIVERS WITH OPTO INPUT (2.5, 3.75, AND 5.0 KVRMS)
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
SATELLITE RECEIVER FOR DVB-S/DSS
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
RF SYNTHESIZER WITH INTEGRATED VCOS INTEGRATED VCOS
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
V.90, V.34, V.32BIS, V.22BIS ISOMODEM WITH GLOBAL DAA
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
V.90, V.34, V.32BIS ISOMODEM™ WITH INTEGRATED GLOBAL DAA
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
Broadband AND Voice Telephony Solutions
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet:
Part Number:
Description:
EMI MITIGATING 2.1X 5 W CLASS D AUDIO AMPLIFIER
Manufacturer:
SILABS [Silicon Laboratories]
Datasheet: