UPD70F3765GF-GAT-AX Renesas Electronics America, UPD70F3765GF-GAT-AX Datasheet - Page 103

• Manufacturer Part Number: UPD70F3765GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-H 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Hr

Specifications of UPD70F3765GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-H, V850ES/JH3-H
Note The value written to the output latch is retained until a new value is written to the output latch.
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
Setting of PMn Register
(1) Port n register (Pn)
Data is input from or output to an external device by writing or reading the Pn register.
The Pn register consists of a port latch that holds output data, and a circuit that reads the status of pins.
Each bit of the Pn register corresponds to one pin of port n, and can be read or written in 1-bit units.
Data is written to or read from the Pn register as follows, regardless of the setting of the PMCn register.
Output mode
(PMnm = 0)
(PMnm = 1)
Input mode
Pn
After reset: 00H (output latch)
Pnm
Pn7
0
1
7
Data is written to the output latch
In the port mode (PMCn = 0), the contents of the output
latch are output from the pins.
Data is written to the output latch.
The pin status is not affected
Outputs 0.
Outputs 1.
Pn6
6
Table 4-5. Writing/Reading Pn Register
Writing to Pn Register
Pn5
5
Control of output data (in output mode)
R/W
Note
Pn4
7
.
Note
.
Pn3
3
Pn2
2
The value of the output latch is read.
The pin status is read.
CHAPTER 4 PORT FUNCTIONS
Pn1
1
Reading from Pn Register
Pn0
0
Page 103 of 1509