UPD70F3765GF-GAT-AX Renesas Electronics America, UPD70F3765GF-GAT-AX Datasheet - Page 373

no-image

UPD70F3765GF-GAT-AX

Manufacturer Part Number
UPD70F3765GF-GAT-AX
Description
MCU 32BIT V850ES/JX3-H 128-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Hr
Datasheet

Specifications of UPD70F3765GF-GAT-AX

Core Processor
RISC
Core Size
32-Bit
Speed
48MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART, USB
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
96
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3765GF-GAT-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
V850ES/JG3-H, V850ES/JH3-H
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
TABnIOC0
TABnCTL1
(b) TABn control register 1 (TABnCTL1)
(c) TABn I/O control register 0 (TABnIOC0)
• When TABnOLk bit = 0
Note Clear this bit to 0 when the TOABn0 pin is not used in the external trigger pulse output mode.
Remark
TOABnk pin output
TABnOL3
16-bit counter
TABnSYE
0/1
Figure 8-18. Setting of Registers in External Trigger Pulse Output Mode (2/3)
0
n = 0, 1
TABnOE3 TABnOL2 TABnOE2
TABnEST
0/1
0/1
TABnEEE
0/1
0/1
0/1
0
CHAPTER 8 16-BIT TIMER/EVENT COUNTER AB (TAB)
TABnOL1
0/1
0
TABnOE1 TABnOL0 TABnOE0
• When TABnOLk bit = 1
TABnMD2 TABnMD1 TABnMD0
0/1
TOABnk pin output
0
16-bit counter
0/1
Note
1
0/1
Note
0
0: Disable TOABn0 pin output
1: Enable TOABn0 pin output
Setting of output level while
operation of TOABn0 pin is disabled
0: Low level
1: High level
0: Disable TOABn1 pin output
1: Enable TOABn1 pin output
Specification of active level
of TOABn1 pin output
0: Active-high
1: Active-low
Specification of active level
of TOABn2 pin output
0: Active-high
1: Active-low
0: Disable TOABn3 pin output
1: Enable TOABn3 pin output
0: Disable TOABn2 pin output
1: Enable TOABn2 pin output
Specification of active level
of TOABn3 pin output
0: Active-high
1: Active-low
0, 1, 0:
External trigger pulse
output mode
0: Operate on count clock
1: Count by external event
Generate software trigger
when 1 is written
selected by TABnCKS0 to
TABnCKS2 bits
input signal
Page 373 of 1509

Related parts for UPD70F3765GF-GAT-AX