MC9S12E64CFU Freescale Semiconductor, MC9S12E64CFU Datasheet - Page 136

IC MCU 64K FLASH 25MHZ 80-QFP

MC9S12E64CFU

Manufacturer Part Number
MC9S12E64CFU
Description
IC MCU 64K FLASH 25MHZ 80-QFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheets

Specifications of MC9S12E64CFU

Core Processor
HCS12
Core Size
16-Bit
Speed
25MHz
Connectivity
EBI/EMI, I²C, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
60
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 2.75 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-QFP
Data Bus Width
16 bit
Data Ram Size
4 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
60
Number Of Timers
16 bit
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
On-chip Dac
8 bit, 2 Channel
For Use With
M68EVB912E128 - BOARD EVAL FOR MC9S12E128/64
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12E64CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12E64CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12E64CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S12E64CFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 3 Port Integration Module (PIM9E128V1)
3.3.1.8
Read: Anytime. Write: Anytime.
Each flag is set by an active edge on the associated input pin. The active edge could be rising or falling
based on the state of the corresponding PPSADx bit. To clear each flag, write “1” to the corresponding
PIFADx bit. Writing a “0” has no effect.
136
PIFAD[15:0]
Reset
Reset
Field
15:0
W
W
R
R
PIFAD15
PIFAD7
Interrupt Flags Port AD
0 No active edge pending. Writing a “0” has no effect.
1 Active edge on the associated bit has occurred (an interrupt will occur if the associated enable bit is set).
Port AD Interrupt Flag Register (PIFAD)
0
0
7
7
Writing a “1” clears the associated flag.
If the ATDDIEN0(1) bit of the associated pin is set to 0 (digital input buffer
is disabled), active edges can not be detected.
PIFAD14
PIFAD6
0
0
6
6
Figure 3-9. Port AD Interrupt Flag Register (PIFAD)
PIFAD13
Table 3-8. PIFAD Field Descriptions
PIFAD5
MC9S12E128 Data Sheet, Rev. 1.07
0
0
5
5
PIFAD12
PIFAD4
NOTE
0
0
4
4
Description
PIFAD11
PIFAD3
0
0
3
3
PIFAD10
PIFAD2
0
0
2
2
PIFAD9
PIFAD1
Freescale Semiconductor
0
0
1
1
PIFAD8
PIFAD0
0
0
0
0

Related parts for MC9S12E64CFU