MC9S12E64CFU Freescale Semiconductor, MC9S12E64CFU Datasheet - Page 279

IC MCU 64K FLASH 25MHZ 80-QFP

MC9S12E64CFU

Manufacturer Part Number
MC9S12E64CFU
Description
IC MCU 64K FLASH 25MHZ 80-QFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheets

Specifications of MC9S12E64CFU

Core Processor
HCS12
Core Size
16-Bit
Speed
25MHz
Connectivity
EBI/EMI, I²C, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
60
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 2.75 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-QFP
Data Bus Width
16 bit
Data Ram Size
4 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
60
Number Of Timers
16 bit
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
On-chip Dac
8 bit, 2 Channel
For Use With
M68EVB912E128 - BOARD EVAL FOR MC9S12E128/64
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12E64CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12E64CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12E64CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S12E64CFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
9.2.2
This pin is used to transmit data out of the SPI module when it is configured as a slave and receive data
when it is configured as master.
9.2.3
This pin is used to output the select signal from the SPI module to another peripheral with which a data
transfer is to take place when its configured as a master and its used as an input to receive the slave select
signal when the SPI is configured as slave.
9.2.4
This pin is used to output the clock with respect to which the SPI transfers data or receive clock in case of
slave.
9.3
This section provides a detailed description of address space and registers used by the SPI.
The memory map for the SPIV3 is given below in
of a base address and an address offset. The base address is defined at the SoC level and the address offset
is defined at the module level. Reads from the reserved bits return zeros and writes to the reserved bits have
no effect.
9.3.1
Freescale Semiconductor
1
2
3
Certain bits are non-writable.
Writes to this register are ignored.
Reading from this register returns all zeros.
Memory Map and Register Definition
Address
0x0000
0x0001
0x0002
0x0003
0x0004
0x0005
0x0006
0x0007
MISO — Master In/Slave Out Pin
SCK — Serial Clock Pin
Module Memory Map
SS — Slave Select Pin
SPI Control Register 1 (SPICR1)
SPI Control Register 2 (SPICR2)
SPI Baud Rate Register (SPIBR)
SPI Status Register (SPISR)
Reserved
SPI Data Register (SPIDR)
Reserved
Reserved
MC9S12E128 Data Sheet, Rev. 1.07
Table 9-1. SPIV3 Memory Map
Table
Use
9-1. The address listed for each register is the sum
Chapter 9 Serial Peripheral Interface (SPIV3)
Access
R/W
R/W
R/W
R/W
R
2,3
2,3
2,3
2
1
1
279

Related parts for MC9S12E64CFU