MC9S12E64CFU Freescale Semiconductor, MC9S12E64CFU Datasheet - Page 330

• Manufacturer Part Number: MC9S12E64CFU
• Description: IC MCU 64K FLASH 25MHZ 80-QFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12E64CFU

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: EBI/EMI, I²C, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 60
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.35 V ~ 2.75 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 80-QFP
• Data Bus Width: 16 bit
• Data Ram Size: 4 KB
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 60
• Number Of Timers: 16 bit
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit
• On-chip Dac: 8 bit, 2 Channel
• For Use With: M68EVB912E128 - BOARD EVAL FOR MC9S12E128/64
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: No RoHS Version Available

Chapter 11 Pulse Width Modulator with Fault Protection (PMF15B6CV2)
11.3.2
The address of a register is the sum of a base address and an address offset. The base address is defined at
the chip level and the address offset is defined at the module level.
11.3.2.1
Read anytime.
See bit description for write conditions.
330
Module Base + 0x0000
EDGEC
EDGEB
Reset
Field
MTG
WP
7
6
5
4
W
R
Register Descriptions
Write Protect — This bit enables write protection to be used for all write-protectable registers. While clear, WP
allows write-protected registers to be written. When set, WP prevents any further writes to write-protected
registers. Once set, WP can be cleared only by reset.
0 Write-protectable registers may be written.
1 Write-protectable registers are write-protected.
Multiple Timebase Generators — This bit determines the number of timebase counters used. Once set, MTG
can be cleared only by reset.
If MTG is set, PWM generators B and C and registers $xx28–$xx37 are available. The three generators have
their own variable frequencies and are not synchronized.
If MTG is cleared, PMF registers from $xx28–$xx37 can not be written and read zeroes, and bits EDGEC and
EDGEB are ignored. Pair A, Pair B and Pair C PWMs are synchronized to PWM generator A and use registers
from $xx20–$xx27.
0 Single timebase generator.
1 Multiple timebase generators.
Edge-Aligned or Center-Aligned PWM for Pair C — This bit determines whether PWM4 and PWM5 channels
will use edge-aligned or center-aligned waveforms. This bit has no effect if MTG bit is cleared. This bit cannot be
modified after the WP bit is set.
0 PWM4 and PWM5 are center-aligned PWMs
1 PWM4 and PWM5 are edge-aligned PWMs
Edge-Aligned or Center-Aligned PWM for Pair B — This bit determines whether PWM2 and PWM3 channels
will use edge-aligned or center-aligned waveforms. This bit has no effect if MTG bit is cleared. This bit cannot be
modified after the WP bit is set.
0 PWM2 and PWM3 are center-aligned PWMs
1 PWM2 and PWM3 are edge-aligned PWMs
WP
PMF Configure 0 Register (PMFCFG0)
0
7
MTG
0
6
Figure 11-4. PMF Configure 0 Register (PMFCFG0)
Table 11-2. PMFCFG0 Field Descriptions
EDGEC
MC9S12E128 Data Sheet, Rev. 1.07
0
5
EDGEB
0
4
Description
EDGEA
0
3
INDEPC
0
2
INDEPB
Freescale Semiconductor
0
1
INDEPA
0
0