AT91SAM7X128 Atmel, AT91SAM7X128 Datasheet - Page 284

• Manufacturer Part Number: AT91SAM7X128
• Description: MCU 32-Bit 91S ARM7TDMI RISC 128KB Flash 1.8V/3.3V 100-Pin LQFP
• Manufacturer: Atmel

Specifications of AT91SAM7X128

• Package: 100LQFP
• Device Core: ARM7TDMI
• Family Name: 91S
• Maximum Speed: 55 MHz
• Ram Size: 32 KB
• Program Memory Size: 128 KB
• Operating Supply Voltage: 1.8|3.3 V
• Data Bus Width: 32 Bit
• Program Memory Type: Flash
• Number Of Programmable I/os: 62
• Interface Type: CAN/Ethernet/SPI/I2S/TWI/USART/USB
• On-chip Adc: 8-chx10-bit
• Operating Temperature: -40 to 85 °C
• Number Of Timers: 3

Figure 29-6. Master Write with Multiple Data Byte
Figure 29-7. Master Write with One Byte Internal Address and Multiple Data Bytes
284
TXCOMP
TXCOMP
TXRDY
TXRDY
TWD
TWD
AT91SAM7X512/256/128 Preliminary
Write THR (Data n)
S
Write THR (Data n)
S
DADR
DADR
acknowledge the byte. As with the other status bits, an interrupt can be generated if enabled in
the interrupt enable register (TWI_IER). If the slave acknowledges the byte, the data written in
the TWI_THR, is then shifted in the internal shifter and transferred. When an acknowledge is
detected, the TXRDY bit is set until a new write in the TWI_THR. When no more data is written
into the TWI_THR, the master generates a stop condition to end the transfer. The end of the
complete transfer is marked by the TWI_TXCOMP bit set to one. See
and
Figure 29-5. Master Write with One Data Byte
W
Figure
W
TXCOMP
A
TXRDY
TWD
29-7.
IADR(7:0)
A
Write THR (DATA)
S
Write THR (Data n+1)
DATA n
A
DADR
DATA n
Write THR (Data n+1)
A
W
A
A
Write THR (Data n+x)
DATA n+5
Last data sent
DATA
Write THR (Data n+x)
DATA n+5
Last data sent
A
(ACK received and TXRDY = 1)
A
DATA n+x
A
STOP sent automaticaly
(ACK received and TXRDY = 1)
(ACK received and TXRDY = 1)
P
STOP sent automaticaly
Figure
DATA n+x
STOP sent automaticaly
6120H–ATARM–17-Feb-09
29-5,
A
A
Figure
P
P
29-6,