AT91SAM7X128 Atmel, AT91SAM7X128 Datasheet - Page 626

no-image

AT91SAM7X128

Manufacturer Part Number
AT91SAM7X128
Description
MCU 32-Bit 91S ARM7TDMI RISC 128KB Flash 1.8V/3.3V 100-Pin LQFP
Manufacturer
Atmel
Datasheet

Specifications of AT91SAM7X128

Package
100LQFP
Device Core
ARM7TDMI
Family Name
91S
Maximum Speed
55 MHz
Ram Size
32 KB
Program Memory Size
128 KB
Operating Supply Voltage
1.8|3.3 V
Data Bus Width
32 Bit
Program Memory Type
Flash
Number Of Programmable I/os
62
Interface Type
CAN/Ethernet/SPI/I2S/TWI/USART/USB
On-chip Adc
8-chx10-bit
Operating Temperature
-40 to 85 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7X128-AU
Manufacturer:
ATMEL
Quantity:
1 045
Part Number:
AT91SAM7X128-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7X128-AU-999
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128-CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7X128-CU-999
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128B-AU
Manufacturer:
Atmel
Quantity:
1 929
Part Number:
AT91SAM7X128B-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128B-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
38.7
Table 38-15. Channel Conversion Time and ADC Clock
Notes:
Table 38-16. External Voltage Reference Input
Table 38-17. Analog Inputs
Table 38-18. Transfer Characteristics
626
Parameter
ADC Clock Frequency
ADC Clock Frequency
Startup Time
Track and Hold Acquisition Time
Conversion Time
Conversion Time
Throughput Rate
Throughput Rate
Parameter
ADVREF Input Voltage Range
ADVREF Input Voltage Range
ADVREF Average Current
Current Consumption on VDDIN
Parameter
Input Voltage Range
Input Leakage Current
Input Capacitance
Parameter
Resolution
Integral Non-linearity
Differential Non-linearity
Offset Error
Gain Error
Absolute Accuracy
ADC Characteristics
1. Corresponds to 13 clock cycles at 5 MHz: 3 clock cycles for track and hold acquisition time and 10 clock cycles for
2. Corresponds to 15 clock cycles at 8 MHz: 5 clock cycles for track and hold acquisition time and 10 clock cycles for
AT91SAM7X512/256/128 Preliminary
conversion.
conversion.
The user can drive ADC input with impedance up to:
with SHTIM (Sample and Hold Time register) expressed in ns and Z
For more information on data converter terminology, please refer to the application note:
Converter Terminology, Atmel lit° 6022.
• Z
• Z
OUT
OUT
≤ (SHTIM -470) x 10 in 8-bit resolution mode
≤ (SHTIM -589) x 7.69 in 10-bit resolution mode
Conditions
8-bit resolution mode
On 13 samples with ADC Clock = 5 MHz
Conditions
10-bit resolution mode
8-bit resolution mode
Return from Idle Mode
ADC Clock = 5 MHz
ADC Clock = 8 MHz
ADC Clock = 5 MHz
ADC Clock = 8 MHz
Conditions
No missing code
Min
Min
600
Min
Min
2.6
2.5
0
OUT
Typ
Typ
Typ
0.55
Typ
200
12
10
1
expressed in ohms.
6120H–ATARM–17-Feb-09
V
384
533
ADVREF
Max
1.25
V
V
Max
Max
Max
20
250
14
±2
±1
±2
±2
±4
DDIN
DDIN
5
8
2
1
(1)
(2)
Units
kSPS
kSPS
Units
Units
Units
MHz
MHz
LSB
LSB
LSB
LSB
LSB
mA
µs
µs
ns
µs
µA
pF
µA
Bit
V
V
Data

Related parts for AT91SAM7X128