AT91SAM7X128 Atmel, AT91SAM7X128 Datasheet - Page 588

no-image

AT91SAM7X128

Manufacturer Part Number
AT91SAM7X128
Description
MCU 32-Bit 91S ARM7TDMI RISC 128KB Flash 1.8V/3.3V 100-Pin LQFP
Manufacturer
Atmel
Datasheet

Specifications of AT91SAM7X128

Package
100LQFP
Device Core
ARM7TDMI
Family Name
91S
Maximum Speed
55 MHz
Ram Size
32 KB
Program Memory Size
128 KB
Operating Supply Voltage
1.8|3.3 V
Data Bus Width
32 Bit
Program Memory Type
Flash
Number Of Programmable I/os
62
Interface Type
CAN/Ethernet/SPI/I2S/TWI/USART/USB
On-chip Adc
8-chx10-bit
Operating Temperature
-40 to 85 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7X128-AU
Manufacturer:
ATMEL
Quantity:
1 045
Part Number:
AT91SAM7X128-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7X128-AU-999
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128-CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7X128-CU-999
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128B-AU
Manufacturer:
Atmel
Quantity:
1 929
Part Number:
AT91SAM7X128B-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128B-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
37.5.7
Register Name:
Access Type:
This register, when read, provides details of the status of a receive. Once read, individual bits may be cleared by writing 1
to them. It is not possible to set a bit to 1 by writing to the register.
• BNA: Buffer Not Available
An attempt was made to get a new buffer and the pointer indicated that it was owned by the processor. The DMA rereads
the pointer each time a new frame starts until a valid pointer is found. This bit is set at each attempt that fails even if it has
not had a successful pointer read since it has been cleared.
Cleared by writing a one to this bit.
• REC: Frame Received
One or more frames have been received and placed in memory. Cleared by writing a one to this bit.
• OVR: Receive Overrun
The DMA block was unable to store the receive frame to memory, either because the bus was not granted in time or
because a not OK hresp(bus error) was returned. The buffer is recovered if this happens.
Cleared by writing a one to this bit.
588
31
23
15
7
AT91SAM7X512/256/128 Preliminary
Receive Status Register
30
22
14
EMAC_RSR
6
Read-write
29
21
13
5
28
20
12
4
27
19
11
3
OVR
26
18
10
2
REC
25
17
9
1
6120H–ATARM–17-Feb-09
BNA
24
16
8
0

Related parts for AT91SAM7X128