PEB 4364 T V1.2 Infineon Technologies, PEB 4364 T V1.2 Datasheet - Page 297

no-image

PEB 4364 T V1.2

Manufacturer Part Number
PEB 4364 T V1.2
Description
IC SLIC VOICE ACCESS PDSO-36
Manufacturer
Infineon Technologies
Series
DuSLICr
Datasheet

Specifications of PEB 4364 T V1.2

Function
Dual Channel Subscriber Line Interface Circuit (DuSLIC)
Interface
IOM-2, PCM
Number Of Circuits
2
Voltage - Supply
3.3 V ~ 5 V
Current - Supply
105mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
36-PDSO
Includes
DTMF Generator and Decoder, Line Echo Cancellation (LEC), Teletax (TTX) Generation, Universal Tone Detection (UTD)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power (watts)
-
Other names
PEB4364TV1.2XT
SP000007728
Bit
TEST-EN
LM-EN
LM-THM
PCM2DC
LM2PCM
LM-ONCE
Preliminary Data Sheet
1C
H
LMCR1
TEST-
EN
7
Activates the SLICOFI-2S test features controlled by test registers TSTR1
to TSTR5.
TEST-EN = 0
TEST-EN = 1
Note: The Test Register bits can be programmed before the TEST-EN bit
PCM voice channel data added to the DC-output.
PCM2DC = 0
PCM2DC = 1
Level metering source/result (depending on LM-EN bit) feeding to PCM or
IOM-2 interface.
LM2PCM = 0
LM2PCM = 1
Level metering execution mode.
Enables level metering. A positive transition of this bit starts level metering
(AC and DC).
LM-EN = 0
LM-EN = 1
Level metering threshold mask bit
LM-THM = 0
LM-THM = 1
LM-EN
is set to 1.
6
Level Metering Configuration Register 1
THM
LM-
5
SLICOFI-2S test features are disabled.
SLICOFI-2S test features are enabled.
Level metering stops.
Level metering enabled.
A change of the LM-THRES bit (register INTREG2)
generates an interrupt.
No interrupt is generated.
Normal operation.
PCM voice channel data is added to DC output.
Normal operation.
Level metering source/result is fed to the
PCM or IOM-2 interface.
PCM2DC
4
297
PCM
LM2
3
ONCE
LM-
2
22
H
MASK
LM-
DS3, 2003-07-11
1
DuSLIC
AD16
DC-
0
Y

Related parts for PEB 4364 T V1.2