AT90CAN128-16AE ATMEL Corporation, AT90CAN128-16AE Datasheet - Page 285

• Manufacturer Part Number: AT90CAN128-16AE
• Description: 8-bit Avr Microcontroller With 128K Bytes of Isp Flash And CAN Controller.flash (Kbytes) 128 Vcc (V) 2.7-5.5 EEPROM (Kbytes) 4 SRAM (bytes) 4K CAN (mess. Obj.) 15
• Manufacturer: ATMEL Corporation

Using the Boundary-
scan Chain
Using the On-chip Debug
System
4250C–CAN–03/04
•
•
•
As shown in the state diagram, the Run-Test/Idle state need not be entered between
selecting JTAG instruction and using data registers, and some JTAG instructions may
select certain functions to be performed in the Run-Test/Idle, making it unsuitable as an
Idle state.
Note:
For detailed information on the JTAG specification, refer to the literature listed in “Bibli-
ography” on page 287.
A complete description of the Boundary-scan capabilities are given in the section
“Boundary-scan IEEE 1149.1 (JTAG)” on page 288.
As shown in Figure 138, the hardware support for On-chip Debugging consists mainly of
•
•
•
All read or modify/write operations needed for implementing the Debugger are done by
applying AVR instructions via the internal AVR CPU Scan Chain. The CPU sends the
result to an I/O memory mapped location which is part of the communication interface
between the CPU and the JTAG system.
The Break Point Unit implements Break on Change of Program Flow, Single Step
Break, two Program Memory Break Points, and two combined Break Points. Together,
the four Break Points can be configured as either:
•
•
•
•
Apply the TMS sequence 1, 1, 0 to re-enter the Run-Test/Idle state. The instruction
is latched onto the parallel output from the Shift Register path in the Update-IR
state. The Exit-IR, Pause-IR, and Exit2-IR states are only used for navigating the
state machine.
At the TMS input, apply the sequence 1, 0, 0 at the rising edges of TCK to enter the
Shift Data Register – Shift-DR state. While in this state, upload the selected data
register (selected by the present JTAG instruction in the JTAG Instruction Register)
from the TDI input at the rising edge of TCK. In order to remain in the Shift-DR state,
the TMS input must be held low during input of all bits except the MSB. The MSB of
the data is shifted in when this state is left by setting TMS high. While the data
register is shifted in from the TDI pin, the parallel inputs to the data register captured
in the Capture-DR state is shifted out on the TDO pin.
Apply the TMS sequence 1, 1, 0 to re-enter the Run-Test/Idle state. If the selected
data register has a latched parallel-output, the latching takes place in the Update-
DR state. The Exit-DR, Pause-DR, and Exit2-DR states are only used for navigating
the state machine.
A scan chain on the interface between the internal AVR CPU and the internal
peripheral units.
Break Point unit.
Communication interface between the CPU and JTAG system.
4 single Program Memory Break Points.
3 single Program Memory Break Points + 1 single Data Memory Break Point.
2 single Program Memory Break Points + 2 single Data Memory Break Points.
2 single Program Memory Break Points + 1 Program Memory Break Point with mask
(“range Break Point”).
Independent of the initial state of the TAP Controller, the Test-Logic-Reset state can
always be entered by holding TMS high for five TCK clock periods.
AT90CAN128
285