AT90CAN128-16AE ATMEL Corporation, AT90CAN128-16AE Datasheet - Page 290

• Manufacturer Part Number: AT90CAN128-16AE
• Description: 8-bit Avr Microcontroller With 128K Bytes of Isp Flash And CAN Controller.flash (Kbytes) 128 Vcc (V) 2.7-5.5 EEPROM (Kbytes) 4 SRAM (bytes) 4K CAN (mess. Obj.) 15
• Manufacturer: ATMEL Corporation

Boundary-scan Chain
Boundary-scan Specific
JTAG Instructions
EXTEST (0x0)
IDCODE (0x1)
290
AT90CAN128
put from this data register is not latched, so the reset will take place immediately, as
shown in Figure 141.
Figure 141. Reset Register
The Boundary-scan Chain has the capability of driving and observing the logic levels on
the digital I/O pins, as well as the boundary between digital and analog logic for analog
circuitry having off-chip connections.
See “Boundary-scan Chain” on page 293 for a complete description.
The instruction register is 4-bit wide, supporting up to 16 instructions. Listed below are
the JTAG instructions useful for Boundary-scan operation. Note that the optional HIGHZ
instruction is not implemented, but all outputs with tri-state capability can be set in high-
impedant state by using the AVR_RESET instruction, since the initial state for all port
pins is tri-state.
As a definition in this datasheet, the LSB is shifted in and out first for all Shift Registers.
The OPCODE for each instruction is shown behind the instruction name in hex format.
The text describes which data register is selected as path between TDI and TDO for
each instruction.
Mandatory JTAG instruction for selecting the Boundary-scan Chain as data register for
testing circuitry external to the AVR package. For port-pins, Pull-up Disable, Output
Control, Output Data, and Input Data are all accessible in the scan chain. For Analog cir-
cuits having off-chip connections, the interface between the analog and the digital logic
is in the scan chain. The contents of the latched outputs of the Boundary-scan chain is
driven out as soon as the JTAG IR-Register is loaded with the EXTEST instruction.
The active states are:
•
•
•
Optional JTAG instruction selecting the 32 bit ID-Register as data register. The ID-Reg-
ister consists of a version number, a device number and the manufacturer code chosen
by JEDEC. This is the default instruction after power-up.
The active states are:
•
•
Capture-DR: Data on the external pins are sampled into the Boundary-scan Chain.
Shift-DR: The Internal Scan Chain is shifted by the TCK input.
Update-DR: Data from the scan chain is applied to output pins.
Capture-DR: Data in the IDCODE Register is sampled into the Boundary-scan
Chain.
Shift-DR: The IDCODE scan chain is shifted by the TCK input.
From Other Internal and
External Reset Sources
From TDI
ClockDR · AVR_RESET
D
Q
Internal reset
To TDO
4250C–CAN–03/04