MCF5253CVM140J Freescale Semiconductor, MCF5253CVM140J Datasheet - Page 629

no-image

MCF5253CVM140J

Manufacturer Part Number
MCF5253CVM140J
Description
IC MCU 2.1MIPS 140MHZ 225MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140J

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Processor Series
MCF525x
Core
ColdFire V2
3rd Party Development Tools
JLINK-CF-BDM26, EWCF
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
25.5.5
This register has two 8-bit fields reflecting the value of two FlexCAN error counters: transmit error counter
(TXECTR) and receive error counter (RXECTR). The rules for increasing and decreasing these counters
are described in the CAN protocol and are completely implemented in the FlexCAN module. Both
counters are read-only, except in freeze mode, where they can be written by the CPU.
Writing to the ERRCNT n register while in freeze mode is an indirect operation. The data is first written to
an auxiliary register, then an internal request/acknowledge procedure across clock domains is executed.
All this is transparent to the user, except for the fact that the data will take some time to be actually written
to the register. If desired, software can poll the register to discover when the data was actually written.
FlexCAN responds to any bus state as described in the protocol, e.g. transmit error-active or error-passive
flag, delay its transmission start time (error-passive), and avoid any influence on the bus when in bus off
state. The following are the basic rules for FlexCAN bus state transitions:
Freescale Semiconductor
MI28–18
MI17–0
31–29
28–18
Field
Table 25-6. FlexCAN Rx Mask (RXGMASKn, RX14MASKn, RX15MASKn) Registers Field Descriptions
17–0
If the value of TXECTR or RXECTR increases to be greater than or equal to 128, the FLTCONF
field in the error and status register (ERRSTAT n ) is updated to reflect error-passive state.
If the FlexCAN state is error-passive, and either TXECTR or RXECTR decrements to a value less
than or equal to 127 while the other already satisfies this condition, the ERRSTAT n [FLTCONF]
field is updated to reflect error-active state.
If the value of TXECTR increases to be greater than 255, the ERRSTAT n [FLTCONF] field is
updated to reflect bus off state, and an interrupt may be issued. The value of TXECTR is then reset
to zero.
If FlexCAN is in bus off state, then TXECTR is cascaded together with another internal counter to
count the 128th occurrences of 11 consecutive recessive bits on the bus. Hence, TXECTR is reset
to zero and counts in a manner where the internal counter counts 11 such bits and then wraps
around while incrementing the TXECTR. When TXECTR reaches the value of 128, the
ERRSTAT n [FLTCONF] field is updated to be error-active, and both error counters are reset to
zero. At any instance of a dominant bit following a stream of less than 11 consecutive recessive
bits, the internal counter resets itself to zero without affecting the TXECTR value.
If during system start-up, only one node is operating, then its TXECTR increases in each message
it is trying to transmit, as a result of acknowledge errors (indicated by the ERRSTAT n [ACKERR]
bit). After the transition to error-passive state, the TXECTR does not increment anymore by
acknowledge errors. Therefore, the device never goes to the bus off state.
Reserved, should be cleared.
Standard ID mask bits. These bits are the same mask bits for the Standard and Extended Formats.
Extended ID mask bits. These bits are used to mask comparison only in Extended Format.
FlexCAN Error Counter Register (ERRCNTn)
MCF5253 Reference Manual, Rev. 1
Description
FlexCAN Module
25-13

Related parts for MCF5253CVM140J