MC68HC705B16CFN

Manufacturer Part NumberMC68HC705B16CFN
DescriptionIC MCU 2.1MHZ 15K OTP 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC05
MC68HC705B16CFN datasheet
 


Specifications of MC68HC705B16CFN

Core ProcessorHC05Core Size8-Bit
Speed2.1MHzConnectivitySCI
PeripheralsPOR, WDTNumber Of I /o32
Program Memory Size15KB (15K x 8)Program Memory TypeOTP
Eeprom Size256 x 8Ram Size352 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
Page 161
162
Page 162
163
Page 163
164
Page 164
165
Page 165
166
Page 166
167
Page 167
168
Page 168
169
Page 169
170
Page 170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
Page 166/302

Download datasheet (4Mb)Embed
PrevNext
Register name
Port A data (PORTA)
Port B data (PORTB)
Port C data (PORTC)
Port D data (PORTD)
Port A data direction (DDRA)
Port B data direction (DDRB)
Port C data direction (DDRC)
EPROM/ECLK control
A/D data (ADDATA)
A/D status/control (ADSTAT)
Pulse length modulation A (PLMA)
Pulse length modulation B (PLMB)
Miscellaneous
SCI baud rate (BAUD)
SCI control 1 (SCCR1)
SCI control 2 (SCCR2)
SCI status (SCSR)
SCI data (SCDR)
Timer control (TCR)
Timer status (TSR)
Input capture high 1
Input capture low 1
Output compare high 1
Output compare low 1
Timer counter high
Timer counter low
Alternate counter high
Alternate counter low
Input capture high 2
Input capture low 2
Output compare high 2
Output compare low 2
(4)
Options (OPTR)
(1) This bit reflects the state of the EPP bit in the options register ($1EFE) at reset.
(2) This bit is set each time the device is powered-on.
(3) The state of the WDOG bit after reset depends on the mask option selected; ‘1’ = watchdog enabled and ‘0’ = watchdog disabled.
(4) Because this register is implemented in EPROM, reset has no effect on the state of the individual bits.
14
Freescale
C-4
Table C-1 Register outline
Address bit 7
bit 6
bit 5
bit 4
$0000
$0001
$0002
$0003
PD7
PD6
PD5
PD4
$0004
$0005
$0006
(1)
$0007
EPPT
ELAT EPGM ECLK
$0008
$0009
COCO ADRC ADON
0
$000A
$000B
(2)
$000C POR
INTP
INTN
INTE
$000D
SPC1
SPC0
SCT1
SCT0
$000E
R8
T8
M
$000F
TIE
TCIE
RIE
ILIE
$0010
TDRE
TC
RDRF
IDLE
$0011
$0012
ICIE
OCIE
TOIE FOLV2 FOLV1 OLV2 IEDG1 OLVL1 0000 00u0
$0013
ICF1
OCF1
TOF
ICF2
$0014
$0015
$0016
$0017
$0018
$0019
$001A
$001B
$001C
$001D
$001E
$001F
$1EFE
EPP
0
RTIM RWAT WWAT PBPD PCPD Not affected
MC68HC705B5
State on
bit 3
bit 2
bit 1
bit 0
reset
Undefined
Undefined
PC2/
Undefined
ECLK
PD3
PD2
PD1
PD0
Undefined
0000 0000
0000 0000
0000 0000
u?00 0uuu
0000 0000
CH3
CH2
CH1
CH0
0000 0000
0000 0000
0000 0000
(3)
SFA
SFB
SM WDOG
?001 000?
SCT0
SCR2 SCR1 SCR0 00uu uuuu
WAKE CPOL CPHA LBCL
uuuu
TE
RE
RWU
SBK
0000 0000
OR
NF
FE
1100 000u
0000 0000
OCF2
uuuu
Undefined
Undefined
Undefined
Undefined
1111 1111
1111 1100
1111 1111
1111 1100
Undefined
Undefined
Undefined
Undefined
MC68HC05B6
Rev. 4.1