MC68HC705B16CFN

Manufacturer Part NumberMC68HC705B16CFN
DescriptionIC MCU 2.1MHZ 15K OTP 52-PLCC
ManufacturerFreescale Semiconductor
SeriesHC05
MC68HC705B16CFN datasheet
 


Specifications of MC68HC705B16CFN

Core ProcessorHC05Core Size8-Bit
Speed2.1MHzConnectivitySCI
PeripheralsPOR, WDTNumber Of I /o32
Program Memory Size15KB (15K x 8)Program Memory TypeOTP
Eeprom Size256 x 8Ram Size352 x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case52-PLCCLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
Page 221
222
Page 222
223
Page 223
224
Page 224
225
Page 225
226
Page 226
227
Page 227
228
Page 228
229
Page 229
230
Page 230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
Page 228/302

Download datasheet (4Mb)Embed
PrevNext
F.5
Bootstrap mode
Oscillator divide-by-two is forced in bootstrap mode.
The 432 bytes of self-check firmware on the MC68HC05B6 are replaced by 576 bytes of bootstrap
firmware. A detailed description of the modes of operation within bootstrap mode is given below.
The bootstrap program in mask ROM address locations $0200 to $024F and $3E00 to $3FEF can
be used to program the EPROM and the EEPROM, to check if the EPROM is erased or to load
and execute data in RAM.
After reset, while going to the bootstrap mode, the vector located at address $3FEE and $3FEF
(RESET) is fetched to start execution of the bootstrap program. To place the part in bootstrap
mode, the IRQ pin should be at 2xV
pin from low to high. The hold time on the IRQ and TCAP1 pins is two clock cycles after the
external RESET pin is brought high.
When the MC68HC705B16N is placed in the bootstrap mode, the bootstrap reset vector will be
fetched and the bootstrap firmware will start to execute.
to enter each level of bootstrap mode on the rising edge of RESET.
IRQ pin
TCAP1 pin PD1 PD2 PD3 PD4
V
to V
V
to V
SS
DD
SS
DD
2xV
V
DD
DD
2xV
V
DD
DD
2xV
V
DD
DD
2xV
V
DD
DD
2xV
V
DD
DD
2xV
V
DD
DD
x = Don’t care
The bootstrap program will first copy part of itself in RAM (except ‘RAM parallel load’), as the
program cannot be executed in ROM during verification/programming of the EPROM. It will then
set the TCMP1 output to a logic high level, unlike the MC68HC05B6 which keeps TCMP1 low. This
can be used to distinguish between the two circuits and, in particular, for selection of the VPP level
and current capability.
14
Freescale
F-10
with the TCAP1 pin ‘high’ during transition of the RESET
DD
Table F-4
Table F-4 Mode of operation selection
x
x
x
x
Single chip
0
0
0
0
Erased EPROM verification
0
0
1
0
EPROM verification;
EPROM verification; erase EEPROM;
1
0
0
0
EPROM/EEPROM parallel program/verify
Erased EPROM verification; erase EEPROM;
1
0
1
0
EPROM parallel program/verify (no E
1
0
0
1
Jump to start of RAM ($0051); SEC bit = NON ACTIVE
Serial RAM load/execute – similar to MC68HC05B6 but can fill RAM I
x
0
1
1
and II
MC68HC705B16N
shows the conditions required
Mode
2
)
MC68HC05B6
Rev. 4.1