EP1K10TC100-3 | |
---|---|
Manufacturer Part Number | EP1K10TC100-3 |
Description | IC ACEX 1K FPGA 10K 100-TQFP |
Manufacturer | Altera |
Series | ACEX-1K® |
EP1K10TC100-3 datasheet |
|
Specifications of EP1K10TC100-3 | |||
---|---|---|---|
Number Of Logic Elements/cells | 576 | Number Of Labs/clbs | 72 |
Total Ram Bits | 12288 | Number Of I /o | 66 |
Number Of Gates | 56000 | Voltage - Supply | 2.375 V ~ 2.625 V |
Mounting Type | Surface Mount | Operating Temperature | 0°C ~ 70°C |
Package / Case | 100-TQFP, 100-VQFP | Lead Free Status / RoHS Status | Contains lead / RoHS non-compliant |
Other names | 544-1027 |
PrevNext
ACEX 1K Programmable Logic Device Family Data Sheet
Table 48. EP1K50 Device Interconnect Timing Microparameters
Symbol
Min
t
DIN2IOE
t
DIN2LE
t
DIN2DATA
t
DCLK2IOE
t
DCLK2LE
t
SAMELAB
t
SAMEROW
t
SAMECOLUMN
t
DIFFROW
t
TWOROWS
t
LEPERIPH
t
LABCARRY
t
LABCASC
Table 49. EP1K50 External Timing Parameters
Symbol
Min
t
DRR
t
(2)
2.4
INSU
t
(2)
0.0
INH
t
(2)
2.0
OUTCO
t
(3)
2.4
INSU
t
(3)
0.0
INH
t
(3)
0.5
OUTCO
t
2.4
PCISU
t
0.0
PCIH
t
2.0
PCICO
74
Speed Grade
-1
-2
Max
Min
Max
3.1
1.7
2.7
1.6
1.7
0.1
1.5
1.0
2.5
4.0
2.6
0.1
0.8
Note (1)
Speed Grade
-1
-2
Max
Min
Max
8.0
2.9
0.0
4.3
2.0
2.9
0.0
3.3
0.5
2.9
0.0
6.0
2.0
Note (1)
-3
Min
Max
3.7
4.6
2.1
2.7
3.1
5.1
1.9
2.6
2.1
2.7
0.1
0.2
1.7
2.4
1.3
2.1
3.0
4.5
4.7
6.9
2.9
3.4
0.2
0.2
1.0
1.3
-3
Min
Max
9.5
12.5
3.9
0.0
5.2
2.0
7.3
–
–
4.1
–
–
–
–
7.7
–
–
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Altera Corporation
Related parts for EP1K10TC100-3 | ||||
---|---|---|---|---|
Part Number | Description | Manufacturer | Datasheet | Request |
![]() |
CYCLONE II STARTER KIT EP2C20N | Altera |
| |
![]() |
ALTERA | Altera | ||
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns | Altera Corporation |
| |
![]() |
Classic EPLD | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns | Altera Corporation |
| |
![]() |
Altera Corporation |
| ||
![]() |
Altera Corporation |
| ||
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP | Altera Corporation |
|