IC ACEX 1K FPGA 10K 100-TQFP

EP1K10TC100-3

Manufacturer Part NumberEP1K10TC100-3
DescriptionIC ACEX 1K FPGA 10K 100-TQFP
ManufacturerAltera
SeriesACEX-1K®
EP1K10TC100-3 datasheet
 


Specifications of EP1K10TC100-3

Number Of Logic Elements/cells576Number Of Labs/clbs72
Total Ram Bits12288Number Of I /o66
Number Of Gates56000Voltage - Supply2.375 V ~ 2.625 V
Mounting TypeSurface MountOperating Temperature0°C ~ 70°C
Package / Case100-TQFP, 100-VQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-1027  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 44/86

Download datasheet (2Mb)Embed
PrevNext
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 20. ACEX 1K JTAG Waveforms
TMS
TDI
TCK
TDO
Signal
to Be
Captured
Signal
to Be
Driven
Table 17
44
t
JCP
t
t
t
JCH
JCL
JPSU
t
t
JPZX
JPCO
t
t
JSSU
JSH
t
t
JSCO
JSZX
shows the timing parameters and values for ACEX 1K devices.
Table 17. ACEX 1K JTAG Timing Parameters & Values
Symbol
Parameter
t
TCK clock period
JCP
t
TCK clock high time
JCH
t
TCK clock low time
JCL
t
JTAG port setup time
JPSU
t
JTAG port hold time
JPH
t
JTAG port clock to output
JPCO
t
JTAG port high impedance to valid output
JPZX
t
JTAG port valid output to high impedance
JPXZ
t
Capture register setup time
JSSU
t
Capture register hold time
JSH
t
Update register clock to output
JSCO
t
Update register high impedance to valid output
JSZX
t
Update register valid output to high impedance
JSXZ
t
JPH
t
JPXZ
t
JSXZ
Min
Max
100
50
50
20
45
25
25
25
20
45
35
35
35
Altera Corporation
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns