PEF 22508 E V1.1-G Infineon Technologies, PEF 22508 E V1.1-G Datasheet - Page 62

• Manufacturer Part Number: PEF 22508 E V1.1-G
• Description: IC INTERFACE E1/T1/J1 LBGA-256
• Manufacturer: Infineon Technologies
• Series: OctalLIU™r

Specifications of PEF 22508 E V1.1-G

• Function: Line Interface Unit (LIU)
• Interface: E1, J1, T1
• Number Of Circuits: 8
• Voltage - Supply: 1.8V, 3.3V
• Current - Supply: 370mA
• Power (watts): 140mW
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 256-LSBGA
• Includes: Automatic Protection Switching, Clock Generation, Power-Down, Transmit Line Monitor, Tristate Function
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: PEF22508EV1.1T; PEF22508EV11GXP; SP000029953

•
If a loss-of-signal condition is detected in long-haul mode, the data stream can optionally be cleared automatically
to avoid bit errors before LOS is indicated. The Selection is done by LIM1.CLOS = ´1´.
3.7.6
The OctalLIU
E1 or -36 dB for T1/J1. The maximum reachable length with a 22 AWG twisted pair cable is about 1500 m for E1
and about 2000m (~6560 ft) for T1. The integrated receive equalization network recovers signals with up to -43 dB
for E1 or -36 dB for T1/J1 of cable attenuation automatically. Noise filters eliminate the higher frequency part of
the received signals. The incoming data is peak-detected and sliced to produce the digital data stream. The slicing
level is software selectable in four steps (45%, 50%, 55%, 67%), see
of 50% is used. The received data is then forwarded to the clock & data recovery unit.
Each of the OctalLIU
the maximum receiver sensitivity is only 33 dB in E1 mode.
It is also possible to use parameters stored in an internal RAM instead of those stored in the internal ROM. The
RAM parameters must be loaded before activation of the lines. The RAM is accessible over the micro controller
interface in the same way as the OctalLIU
(Motorola, Intel, SPI or SCI) can be used for RAM access.
The activation of the RAM access mode, the load procedure of the RAM, the values of the RAM parameters and
the deactivation of the RAM access mode to have access to the registers again are not described in the data sheet
of the OctalLIU
The source code for loading the optimal parameters into the RAM is available on request. Use of these optimal
parameters improves the maximum receiver sensitivity to 43 dB in E1 mode.
3.7.7
Status register RES reports the current receive line attenuation
•
•
The least significant 5-bits of this register indicate the cable attenuation in dB. These 5-bits are only valid in
combination with the most significant two bits (RES.EV(1:0) = ´01
3.7.8
The analog received signal on pins RL1 and RL2 is equalized and then peak-detected to produce a digital signal.
The digital received signal on pins RDIP and RDIN is directly forwarded to the clock & data recovery. The so called
DPLL (digital PLL) of the receive clock & data recovery extracts the route clock from the data stream received at
the RL1/2 or ROID lines. The clock & data recovery converts the data stream into a dual-rail, unipolar bit stream.
The clock and data recovery uses an internally generated high frequency clock out of the master clocking unit
based on MCLK.
The intrinsic jitter generated in the absence of any input jitter is not more than 0.035 UI.
3.7.9
The receive jitter attenuator is based on the DCO-R (digital clock oscillator, receive) in the receive path. Jitter
attenuation of the received data is done in the dual receive elastic buffer. The working clock is an internally
generated high frequency clock based on the clock provided on pin MCLK. The jitter attenuator meets the E1
requirements of ITU-T I.431, G. 736 to 739, G.823 and ETSI TBR12/13 and the T1 requirements of AT&T
PUB 62411, PUB 43802, TR-TSY 009,TR-TSY 253, TR-TSY 499 and ITU-T I.431, G.703 and G. 824.
The internal PLL circuitry DCO-R generates a "jitter-free" output clock which is directly dependent on the phase
difference of the incoming clock and the jitter attenuated clock. The receive jitter attenuator can be synchronized
Data Sheet
Recovery: In general the recovery procedure starts after detecting a logical one (digital receive interface) or a
pulse (analog receive interface) with an amplitude more than Q dB (defined by LIM1.RIL(2:0)) of the nominal
pulse. The value in the 8-bit register PCR defines the number of pulses (1 to 255) to clear the LOS alarm.
For E1 in a range from 0 to -43 dB in 25 steps of approximately 1.7 dB each.
For T1/J1 in a range from 0 to -36 dB in 25 steps of approximately 1.4 dB each.
Receive Equalization Network
Receive Line Attenuation Indication
Receive Clock and Data Recovery
Receive Jitter Attenuator
TM
TM
automatically recovers the signals received on pins RL1 and RL2 in a range of up to -43 dB for
.
TM
line receivers use parameters which are internally stored in a ROM. With these parameters
TM
registers by using a special RAM access mode. All interface modes
62
b
´).
Table
50. For typical E1 applications, a level
Functional Description
Rev. 1.0, 2005-06-02
PEF 22508 E
OctalLIU
TM