MC68HC912B32MFU8 MOTOROLA [Motorola, Inc], MC68HC912B32MFU8 Datasheet - Page 106

• Manufacturer Part Number: MC68HC912B32MFU8
• Description: 16-Bit Microcontroller
• Manufacturer: MOTOROLA [Motorola, Inc]

DDRDLC — Port DLC Data Direction Register
DDDLC[6:0] — Data Direction Port DLC Pin 6 through Pin 0
14.5 J1850 Bus Errors
106
MOTOROLA
RESET:
Read and write anytime.
The BDLC detects several types of transmit and receive errors which can occur during the transmission
of a message onto the J1850 bus.
If the BDLC transmits a message containing invalid bits, or framing symbols on non-byte boundaries,
then a transmission error has occurred. When a transmission error is detected, the BDLC will immedi-
ately cease transmitting. The error condition is reflected in the BSVR register. If the interrupt enable bit
(IE) is set, an interrupt request from the BDLC is generated.
CRC Error — A CRC error is detected when the data bytes and CRC byte of a received message are
processed, and the CRC calculation result is not equal to $C4. The CRC code should detect any single
and 2-bit errors, as well as all 8-bit burst errors, and almost all other types of errors. CRC error flag is
set when a CRC error is detected.
Symbol Error — A symbol error is detected when an abnormal (invalid) symbol is detected in a mes-
sage being received from the J1850 bus. However, if the BDLC is transmitting when this happens, it
may be treated as a loss of arbitration rather than a transmitter error. Symbol invalid or out of range flag
is set when a symbol error is detected.
Framing Error — A framing error is detected if an EOD or EOF symbol is detected on a non-byte
boundary from the J1850 bus. Symbol invalid or out of range flag is set when a framing error is detected.
Bus Fault — If a bus fault occurs, the response of the BDLC will depend upon the type of bus fault.
If the bus is shorted to V
to transmit a message. As long as the short remains, the BDLC will never attempt to transmit a message
onto the J1850 bus.
If the bus is shorted to ground, the BDLC will see an idle bus, begin to transmit the message, and then
detect a transmission error, since the short to ground would not allow the bus to be driven to the active
(dominant) state. The BDLC will abort that transmission and wait for the next CPU command to transmit.
In any case, if the bus fault is temporary, as soon as the fault is cleared, the BDLC will resume normal
operation. If the bus fault is permanent, it may result in permanent loss of communication on the J1850
bus.
BREAK — Any BDLC transmitting at the time a BREAK is detected will treat the BREAK as if a trans-
mission error had occurred, and halt transmission.
If while receiving a message the BDLC detects a BREAK symbol, it will treat the BREAK as a reception
error.
0 = Configure I/O pin for input only
1 = Configure I/O pin for output
Bit 7
0
0
DDDLC6
6
0
BATT
, the BDLC will wait for the bus to fall to a passive state before it will attempt
DDDLC5
5
0
DDDLC4
4
0
DDDLC3
3
0
DDDLC2
2
0
DDDLC1
1
0
MC68HC912B32TS/D
DDDLC0
Bit 0
MC68HC912B32
0
$00FF