MC68HC912B32MFU8 MOTOROLA [Motorola, Inc], MC68HC912B32MFU8 Datasheet - Page 99

• Manufacturer Part Number: MC68HC912B32MFU8
• Description: 16-Bit Microcontroller
• Manufacturer: MOTOROLA [Motorola, Inc]

14.3 Loopback Modes
14.4 BDLC Registers
BCR1 — BDLC Control Register 1
IMSG — Ignore Message
CLKS — Clock Select
R1, R0 — Rate Select
MC68HC912B32
MC68HC912B32TS/D
RESET:
Two loopback modes are used to determine the source of bus faults.
Digital Loopback is used to determine if a bus fault has been caused by failure in the node’s internal
circuits or elsewhere in the network, including the node’s analog physical interface. In this mode, the
receive digital input (RxPD) is disconnected from the analog transceiver’s receive output. RxPD is then
connected internally to the transmit digital output (TxPD) to form the loopback connection. The analog
transceiver’s transmit input is still driven by TxPD in this mode.
Analog Loopback is used to determine if a bus fault has been caused by a failure in the node's off-chip
analog transceiver or elsewhere in the network. The BDLC analog loopback mode does not modify the
digital transmit or receive functions of the BDLC. It does, however, ensure that once analog loopback
mode is exited, the BDLC will wait for an idle bus condition before participation in network communica-
tion resumes. If the off-chip analog transceiver has a loopback mode, it usually causes the input to the
output drive stage to be looped back into the receiver, allowing the node to receive messages it has
transmitted without driving the J1850 bus. In this mode, the output to the J1850 bus is typically high
impedance. This allows the communication path through the analog transceiver to be tested without in-
terfering with network activity. Using the BDLC analog loopback mode in conjunction with the analog
transceiver's loopback mode ensures that, once the off-chip analog transceiver has exited loopback
mode, the BDLC will not begin communicating before a known condition exists on the J1850 bus.
Eight registers are available for controlling operation of the BDLC and for communicating data and sta-
tus information. A full description of each register follows.
Disables the receiver until a new start-of-frame (SOF) is detected.
Designates nominal BDLC operating frequency (f
justment of symbol time.
Determines the divisor of the MCU system clock frequency (f
quency (f
The selected value depends upon the MCU system clock frequency according to Table 32 or Table 33.
0 = Enable Receiver
1 = Disable Receiver
0 = Integer frequency (1 MHz)
1 = Binary frequency (1.048576 MHz)
IMSG
BDLC
Bit 7
1
). These bits may be written only once after reset.
CLCKS
6
1
R1
5
1
R0
4
0
bdlc
) for J1850 bus communication and automatic ad-
3
0
0
TCLKS
2
0
0
) to form the BLDC operating fre-
IE
1
0
WCM
Bit 0
0
MOTOROLA
$00F8
99