UPD78F9222MC(T)-5A4-A NEC, UPD78F9222MC(T)-5A4-A Datasheet - Page 177

8BIT MCU, 4K FLASH, 256B RAM, 78F9222

UPD78F9222MC(T)-5A4-A

Manufacturer Part Number
UPD78F9222MC(T)-5A4-A
Description
8BIT MCU, 4K FLASH, 256B RAM, 78F9222
Manufacturer
NEC
Datasheet

Specifications of UPD78F9222MC(T)-5A4-A

Controller Family/series
UPD78
No. Of I/o's
17
Ram Memory Size
256Byte
Cpu Speed
10MHz
No. Of Timers
4
No. Of
RoHS Compliant
Core Size
8bit
Program Memory Size
4KB
Oscillator Type
External, Internal

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F9222MC(T)-5A4-A
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD78F9222MC(T)-5A4-A
Manufacturer:
NEC/PBF
Quantity:
6 640
Part Number:
UPD78F9222MC(T)-5A4-A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
UPD78F9222MC(T)-5A4-A
Quantity:
458
(7) Interrupt request flag (ADIF)
(8) Conversion results just after A/D conversion start
(9) A/D conversion result register (ADCR, ADCRH) read operation
The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is
changed.
Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the
pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time,
when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-
change analog input has not ended.
When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.
Remarks 1. n = 0 to 3
The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the
ADCS bit is set to 1 within 1
0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first
conversion result.
When a write operation is performed to the A/D converter mode register (ADM) and analog input channel
specification register (ADS), the contents of ADCR and ADCRH may become undefined. Read the conversion
result following conversion completion before writing to ADM and ADS. Using a timing other than the above may
cause an incorrect conversion result to be read.
A/D conversion
ADCRH
ADCR,
ADIF
2. m = 0 to 3
ADS rewrite
(start of ANIn conversion)
Figure 10-20. Timing of A/D Conversion End Interrupt Request Generation
ANIn
µ
s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit =
CHAPTER 10 A/D CONVERTER
ADS rewrite
(start of ANIm conversion)
User’s Manual U16898EJ5V0UD
ANIn
ANIn
ANIm
ANIn
ADIF is set but ANIm conversion
has not ended.
ANIm
ANIm
ANIm
177

Related parts for UPD78F9222MC(T)-5A4-A