UPD78F9222MC(T)-5A4-A NEC, UPD78F9222MC(T)-5A4-A Datasheet - Page 72

8BIT MCU, 4K FLASH, 256B RAM, 78F9222

UPD78F9222MC(T)-5A4-A

Manufacturer Part Number
UPD78F9222MC(T)-5A4-A
Description
8BIT MCU, 4K FLASH, 256B RAM, 78F9222
Manufacturer
NEC
Datasheet

Specifications of UPD78F9222MC(T)-5A4-A

Controller Family/series
UPD78
No. Of I/o's
17
Ram Memory Size
256Byte
Cpu Speed
10MHz
No. Of Timers
4
No. Of
RoHS Compliant
Core Size
8bit
Program Memory Size
4KB
Oscillator Type
External, Internal

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F9222MC(T)-5A4-A
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD78F9222MC(T)-5A4-A
Manufacturer:
NEC/PBF
Quantity:
6 640
Part Number:
UPD78F9222MC(T)-5A4-A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
UPD78F9222MC(T)-5A4-A
Quantity:
458
CPU clock (f
(2) Low-speed internal oscillation mode register (LSRCM)
72
The fastest instruction of the 78K0S/KA1+ is executed in two CPU clocks. Therefore, the relationship between the
Note The CPU clock (high-speed internal oscillation clock, crystal/ceramic oscillation clock, or external clock
Address: FF58H After reset: 00H R/W
Symbol
LSRCM
This register is used to select the operation mode of the low-speed internal oscillator (240 kHz (TYP.)).
This register is valid when it is specified by the option byte that the low-speed internal oscillator can be stopped
by software. If it is specified by the option byte that the low-speed internal oscillator cannot be stopped by
software, setting of this register is invalid, and the low-speed internal oscillator continues oscillating. In addition,
the source clock of WDT is fixed to the low-speed internal oscillator.
WATCHDOG TIMER.
LSRCM can be set by using a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets LSRCM to 00H.
f
f
f
f
f
X
X
X
X
X
/2
/2
/2
/2
2
3
4
input) is selected by the option byte.
CPU Clock (f
CPU
Table 5-2. Relationship Between CPU Clock and Minimum Instruction Execution Time
) and the minimum instruction execution time is as shown in Table 5-2.
LSRSTOP
Figure 5-4. Format of Low-Speed internal oscillation Mode Register (LSRCM)
7
0
0
1
CPU
)
Note
Low-speed internal oscillates
Low-speed internal oscillator stops
6
0
0.25
0.5
1.0
2.0
4.0
High-speed internal oscillation clock
µ
µ
µ
µ
µ
s
s
s
s
CHAPTER 5 CLOCK GENERATORS
s
(at 8.0 MHz (TYP.))
5
0
User’s Manual U16898EJ5V0UD
Oscillation/stop of low-speed internal oscillator
Minimum Instruction Execution Time: 2/f
4
0
3
0
0.2
0.4
0.8
1.6
3.2
or external clock input (at 10.0 MHz)
µ
µ
µ
µ
µ
Crystal/ceramic oscillation clock
s
s
s
s
s
2
0
For details, refer to CHAPTER 9
CPU
1
0
LSRSTOP
<0>

Related parts for UPD78F9222MC(T)-5A4-A