PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 144

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Transmit CAS Register (Write)
Value after RESET: not defined
XS1
XS2
XS3
XS4
XS5
XS6
XS7
XS8
XS9
XS10
XS11
XS12
XS13
XS14
XS15
XS16
Transmit CAS Register 1-16
The transmit CAS register access is enabled by setting bit XSP.CASEN = 1. Each
register except XS1 contains the CAS bits for two timeslots. With the transmit multiframe
begin ISR1.XMB the contents of these registers will be copied into a shadow register.
The contents will subsequently sent out in the timeslots 16 of the outgoing data stream.
If ISR1.XMB is not used and the write access to these registers is done exact in that
moment when this interrupt is generated, data may be lost.
XS1.7 will be sent out first and XS16.0 will be sent last. The transmit multiframe begin
interrupt (XMB) requests that these registers should be serviced. If requests for new
information are ignored, current contents will be repeated. XS1 has to be programmed
with the multiframe pattern. This pattern should always stay low otherwise the remote
end will lose its synchronization. With setting the Y-bit a remote alarm will be transmitted
to the far end. The X bits (Spare bits) should be set to one if they are not used.
If access to these registers is done without control of the interrupt ISR1.XMB the
registers should be write twice to avoid a internally data transfer error.
Semiconductor Group
7
A10
A11
A12
A13
A14
A15
A1
A2
A3
A4
A5
A6
A7
A8
A9
0
B10
B11
B12
B13
B14
B15
B1
B2
B3
B4
B5
B6
B7
B8
B9
0
C10
C11
C12
C13
C14
C15
C1
C2
C3
C4
C5
C6
C7
C8
C9
0
D10
D11
D14
D12
D13
D15
D1
D2
D3
D4
D5
D6
D7
D8
D9
0
144
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
X
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
Y
Operational Description E1
C24
C25
C26
C27
C28
C29
C30
C16
C17
C18
C19
C20
C21
C22
C23
X
0
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
X
PEB 22554
(x7C)
(x7D)
(x7A)
(x7B)
(x7E)
(x70)
(x71)
(x72)
(x73)
(x74)
(x75)
(x76)
(x77)
(x78)
(x79)
(x7F)
09.98

Related parts for PEB22554