PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 157

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
NMF…
LMFA…
Framer Receive Status Register 1 (Read)
FRS1
TS16RA…
TS16LOS…
Semiconductor Group
7
TS16RA TS16LOS TS16AIS TS16LFA
No Multiframe Alignment Found
This bit is only valid if the CRC4 interworking is selected
(FMR2.RFS1/0 = 11). Set if the multiframe pattern could not be
detected in a time interval of 400 msec after the framer has reached
the doubleframe synchronous state. The receiver is then
automatically switched to doubleframe format.
This bit is reset if the basic framing has been lost.
Loss of Multiframe Alignment
Not used in doubleframe format (FMR2.RFS1 = 0). In this case, set to
logical ‘1’.
In CRC-multiframe mode (FMR2.RFS1 = 1), this bit is set
– if force resynchronization is initiated by setting bit FMR0.FRS, or
– if multiframe force resynchronization is initiated by setting bit
– if pulseframe alignment has been lost (FRS0.LFA).
It is reset if two CRC-multiframes have been received at an interval of
n
If bit FRS0.LMFA is cleared a loss of multiframe alignment recovery
interrupt status ISR2.MFAR will be generated.
Receive Timeslot 16 Remote Alarm
This bit contains the actual information of the received remote alarm
bit RS1.2 in time-slot 16. Setting and resetting of this bit will cause an
interrupt status change ISR3.RA16.
Receive Timeslot 16 Loss of Signal
This bit is set if the incoming TS16 data stream contains always zeros
for at least 16 contiguously received time-slots. A one in a time-slot
16 will reset this bit.
FMR1.MFCS, or
2 ms (n = 1, 2, 3…) without a framing error.
157
Operational Description E1
XLS
0
XLO
PEB 22554
(x4D)
09.98

Related parts for PEB22554