PEB22554 SIEMENS [Siemens Semiconductor Group], PEB22554 Datasheet - Page 145

no-image

PEB22554

Manufacturer Part Number
PEB22554
Description
ICs for Communications
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
PEB22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
PEB22554HT V1.3
Quantity:
1 078
Part Number:
PEB22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
PEB22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
PEB22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Semiconductor Group
Note: A software reset (CMDR.XRES) will reset these registers.
Port Configuration 1-4 (Read/Write)
Value after RESET: 00
PC1
PC2
PC3
PC4
RPC2 ...0…
7
Receive multifunction port configuration
The multifunction ports RP(A-D) are bidirectional. After Reset these
ports are configured as inputs. With the selection of the pin function
the In/Output configuration is also achieved. The input function SYPR
may only be selected once, it should not be selected twice or more.
Register PC1 configures port RPA,while PC2 --> port RPB,
PC3 --> port RPC and PC4 --> port RPD.
000…SYPR: Synchronous Pulse Receive (Input)
001…RFM : Receive Frame Sync (Output)
010…RMFB : Receive Multiframe Begin (Output)
011…RSIGM : Receive Signaling Marker (Output)
RPC2
RPC2
RPC2
RPC2
H
Together with register RC1/0 SYPR defines the frame begin on
the receive system interface. Because of the offset
programming the SYPR and the RFM pin function could not be
selected in parallel.
CMR2.IRSP = 0: This receive frame marker could be active
high for a 2.048 MHz period during any bit position of the
current frame. Programming is done with registers RC1/0. The
internal time-slot assigner is disabled.
CMR2.IRSP = 1: Internal generated frame synchronization
pulse generated by the DCO-R circuitry. Together with
registers RC1/0 the frame begin on the receive system
interface is defined. This frame synchronization pulse is active
low 2.048 MHz period.
Marks the beginning of every received multiframe or optionally
the begin of every CAS multiframe begin (active high).
Marks the time-slots which are defined by register RTR1-4 of
every frame at port RDO.
RPC1
RPC1
RPC1
RPC1
RPC0
RPC0
RPC0
RPC0
145
XPC2
XPC2
XPC2
XPC2
Operational Description E1
XPC1
XPC1
XPC1
XPC1
0
XPC0
XPC0
XPC0
XPC0
PEB 22554
(x80)
(x81)
(x82)
(x83)
09.98

Related parts for PEB22554