W7100A-64QFN WIZnet, W7100A-64QFN Datasheet - Page 34

• Manufacturer Part Number: W7100A-64QFN
• Description: 8-bit Microcontrollers - MCU 8051 CORE+HARDWIRED TCP/IP+MAC+PHY
• Manufacturer: WIZnet

Specifications of W7100A-64QFN

• Rohs: yes
• Interface Type: UART

© Copyright 2011 WIZnet Co., Inc. All rights reserved.
code memory can be read with minimal 3 wait states. The timing diagrams are shown in the
Figures below.
Figure 2.12 Waveform for code memory Synchronous Read Cycle with Minimal Wait State
s (WTST = ‘3’)
W7100A core to operate with fast and slow code memory devices. The timing diagrams are
shown in the Figure below.
Figure 2.13 Waveform for code memory Synchronous Write Cycle with Minimal Wait State
s(WTST = ‘3’)
During Instruction fetching, code memory can be accessed by MOVC instruction only. The
The code memory can be written by MOVX instruction with minimal 3 wait states. It allows
Note:
Note: 1. clk – System clock frequency (88.4736 MHz)
2. ADDRESS – Address of the actual modified program byte
3. CODE – Data write to the actual modified program byte
3. CODE_RD – Read signal of the code memory
1. clk – System clock frequency (88.4736 MHz)
4. CODE_WR – Write signal of the code memory
5. PRG – State of the code memory
4. CODE – Data write to the actual modified program byte
2. ADDRESS – Address of the actual modified program byte
1
0
Not Used
Not Used
Ver. 1.12
34