W7100A-64QFN WIZnet, W7100A-64QFN Datasheet - Page 77

• Manufacturer Part Number: W7100A-64QFN
• Description: 8-bit Microcontrollers - MCU 8051 CORE+HARDWIRED TCP/IP+MAC+PHY
• Manufacturer: WIZnet

Specifications of W7100A-64QFN

• Rohs: yes
• Interface Type: UART

© Copyright 2011 WIZnet Co., Inc. All rights reserved.
0xFE4228
0xFE4229
0xFE422A
0xFE422B
0xFE422C
0xFE422D
0xFE422E
0xFE422F
0xFE42FF
0xFE4300
0xFE4301
0xFE4302
0xFE4303
0xFE4304
0xFE4305
0xFE4306
0xFE4307
0xFE4308
0xFE4309
0xFE430A
0xFE430B
0xFE430C
0xFE430D
0xFE430E
0xFE430F
0xFE4310
0xFE4311
0xFE4312
0xFE4313
0xFE4314
0xFE4315
~
S2_RX_WR0
S2_RX_WR1
S3_DPORT0
S3_DPORT1
S2_RX_RD0
S2_RX_RD1
S3_PROTO
S2_FRAG0
S2_FRAG1
S3_PORT0
S3_PORT1
S3_DHAR0
S3_DHAR1
S3_DHAR2
S3_DHAR3
S3_DHAR4
S3_DHAR5
S3_MSSR0
S3_MSSR1
S3_DIPR0
S3_DIPR1
S3_DIPR2
S3_DIPR3
S2_IMR
S3_TOS
S3_MR
S3_CR
S3_SR
S3_IR
SOCKET 2 Interrupt Mask Register
SOCKET 3 Mode Register
SOCKET 3 Command Register
SOCKET 3 Interrupt Register
SOCKET 3 SOCKET Status Register
S2_RX_RD
(SOCKET 2 Receive Memory Read Pointer Register)
S2_RX_WR
(SOCKET 2 Receive Memory Write Pointer Register)
SOCKET 2 Fragment Field Value in IP Header Register
Reserved
S3_PORT (SOCKET 3 Source Port Register)
S3_DHAR (SOCKET 3 Destination Hardware Address Register)
S3_DHAR (SOCKET 3 Destination Hardware Address Register)
S3_DIPR (SOCKET 3 Destination IP Address Register)
S3_DPORT (SOCKET 3 Destination Port Register)
S3_MSSR (SOCKET 3 Maximum Segment Size Register)
SOCKET 3 Protocol of IP Header Field Register in IP raw
mode
SOCKET 3 IP Type of Service(TOS) Register
Ver. 1.12
77