EP2AGX95EF29C4N Altera, EP2AGX95EF29C4N Datasheet - Page 238

no-image

EP2AGX95EF29C4N

Manufacturer Part Number
EP2AGX95EF29C4N
Description
IC ARRIA II GX FPGA 95K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX95EF29C4N

Number Of Logic Elements/cells
89178
Number Of Labs/clbs
3747
Total Ram Bits
6679
Number Of I /o
372
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
93674
# I/os (max)
372
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
93674
Ram Bits
7025459.2
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX95EF29C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX95EF29C4N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX95EF29C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
9–18
Arria II GX Device Handbook, Volume 1
A system may have multiple devices that contain the same configuration data. In AS
chains, you can implement this by storing one copy of the SRAM object file (.sof) in
the serial configuration device. The same copy of the .sof configures the master
Arria II GX device and all remaining slave devices concurrently. All Arria II GX
devices must be the same density and package.
To configure four identical Arria II GX devices with the same .sof, you can set up the
chain similar to the example shown in
and its MSEL pins must be set to select AS configuration. The other three slave
devices are set up for concurrent configuration and their MSEL pins must be set to
select PS configuration. The nCE input pins from the master and slave are connected
to GND, and the DATA and DCLK pins connect in parallel to all four devices. During
the configuration cycle, the master device reads its configuration data from the serial
configuration device and transmits the configuration data to all three slave devices,
configuring all of them simultaneously.
Figure 9–8
same data using a single .sof file.
shows the multi-device AS configuration when the devices receive the
Chapter 9: Configuration, Design Security, and Remote System Upgrades in Arria II GX Devices
Figure
Active Serial Configuration (Serial Configuration Devices)
9–8. The first device is the master device
© July 2010 Altera Corporation

Related parts for EP2AGX95EF29C4N