MC812A4CPVE8 Freescale Semiconductor, MC812A4CPVE8 Datasheet - Page 184

IC MCU 16BIT EEPROM 4K 112-LQFP

MC812A4CPVE8

Manufacturer Part Number
MC812A4CPVE8
Description
IC MCU 16BIT EEPROM 4K 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HC12r
Datasheet

Specifications of MC812A4CPVE8

Core Processor
CPU12
Core Size
16-Bit
Speed
8MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
83
Program Memory Size
4KB (4K x 8)
Program Memory Type
EEPROM
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Processor Series
HC812A
Core
HC12
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
91
Number Of Timers
8
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit, 8 Channel
Controller Family/series
68HC12
No. Of I/o's
91
Eeprom Memory Size
4KB
Ram Memory Size
1KB
Cpu Speed
8MHz
No. Of Timers
1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC812A4CPVE8
Manufacturer:
MOTOLOLA
Quantity:
672
Part Number:
MC812A4CPVE8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC812A4CPVE8
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MC812A4CPVE80
Quantity:
5 510
Part Number:
MC812A4CPVE80
Manufacturer:
SHARP
Quantity:
5 510
Serial Peripheral Interface (SPI)
When CPHA = 1, the master begins driving its MOSI pin and the slave begins driving its MISO pin on the
first serial clock edge. The SS pin can remain low between transmissions. This format may be preferable
in systems having only one slave driving the master MISO line.
184
MINIMUM t
MSB FIRST (LSBF = 0)
CAPTURE STROBE
LSB FIRST (LSBF = 1)
FROM MASTER
FROM SLAVE
L
SCK CYCLES
, t
T
TO SLAVE
CPOL = 0
CPOL = 1
, and t
The slave SCK pin must be in the proper idle state before the slave is
enabled.
MOSI
MISO
MASTER SS
SCK
SCK
MISO/MOSI
MASTER SS
I
MISO/MOSI
SLAVE SS
SS
SLAVE SS
CPHA = 0
= 1/2 SCK CYCLE
CPHA = 1
t
L
Figure 15-5. Slave SS Toggling When CPHA = 0
Figure 15-6. Transmission Format 1 (CPHA = 1)
MSB
LSB
1
BEGIN
TRANSFER
Figure 15-7. Slave SS When CPHA = 1
BIT 6
BIT 1
BYTE 1
BYTE 1
2
MC68HC812A4 Data Sheet, Rev. 7
BIT 5
BIT 2
3
NOTE
BIT 4
BIT 3
4
BYTE 2
BYTE 2
BIT 3
BIT 4
5
BIT 2
BIT 5
6
BYTE 3
BYTE 3
BIT 1
BIT 6
7
Freescale Semiconductor
MSB
LSB
8
t
T
t
I
END
TRANSFER

Related parts for MC812A4CPVE8