IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 102
IPR-PCI/MT32
Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 102 of 358
- Download datasheet (3Mb)
Configuration Registers
Configuration
Registers
3–28
PCI Compiler User Guide
In master mode, the pci_mt64 and pci_mt32 functions can initiate
transactions of standard memory read/write, cache memory read/write,
I/O read/write, and configuration read/write commands. Per the PCI
specification, the master must keep track of the number of words that are
transferred and can only end the transaction at cache line boundaries
during memory read line (MRL) and memory write-and-invalidate
(MWI) commands. It is the responsibility of the local-side interface to
ensure that this requirement is not violated. Additionally, it is the
responsibility of the local-side interface to ensure that proper address and
byte enable combinations are used during I/O read/write cycles.
Each logical PCI bus device includes a block of 64 configuration DWORDs
reserved for the implementation of its configuration registers. The format
of the first 16 DWORDs is defined by the PCI Special Interest Group
(PCI SIG) PCI Local Bus Specification, Revision 3.0 and the Compliance
Checklist, Revision 3.0. These specifications define two header formats,
type one and type zero. Header type one is used for PCI-to-PCI bridges;
header type zero is used for all other devices, including the Altera PCI
MegaCore functions.
PCI Compiler Version 10.1
Altera Corporation
January 2011
Related parts for IPR-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: