IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 220
IPR-PCI/MT32
Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 220 of 358
- Download datasheet (3Mb)
Testbench Specifications
4–10
PCI Compiler User Guide
■
mem_rd_32
The mem_rd_32 command performs a memory read with the address
provided in the command argument. This command can perform
single-cycle or burst 32-bit memory read depending on the value of the
dword argument.
■
■
Syntax:
Arguments:
Syntax:
Arguments:
The mem_wr_32 command performs a burst-cycle 32-bit memory
write if the DWORD value is greater than 1. In a burst transaction, the
first data phase uses the data value provided in the command. The
subsequent data phases use values incremented sequentially by 1
from the data provided in the command argument.
If the dword value is 1, the command performs a single-cycle
transaction.
If the dword value is greater than 1, the command performs a burst
transaction.
PCI Compiler Version 10.1
mem_wr_32(address, data, dword)
address
data
dword
mem_rd_32(address, dword)
address
dword
Transaction address. This value must be in
hexadecimal radix.
Data used for the first data phase. Subsequent
data phases use a value incremented sequentially
by 1. This value must be in hexadecimal radix.
The number of
transaction. A value of 1 indicates a single-cycle
memory write transaction. A value greater than one
indicates a burst transaction. This value must be
an integer.
Transaction address. This value must be in
hexadecimal radix.
The number
A value of one indicates a single-cycle memory
read transaction. A value greater than one
indicates a burst transaction. This value must be
an integer.
DWORD
DWORD
s read during the transaction.
s written during the
Altera Corporation
January 2011
Related parts for IPR-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: