IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 133
IPR-PCI/MT32
Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 133 of 358
- Download datasheet (3Mb)
Altera Corporation
January 2011
Figure 3–12
read target transaction. (This figure only applies to the pci_mt64 and
pci_t64 functions.)
The events in
except that a 64-bit transfer shown in
the local side but requires two clock cycles on the PCI side. The function
automatically inserts local side wait states in clock cycles 7 and 9 to
temporarily suspend the local transfer allowing sufficient time for the
data to be transferred on the PCI side. In
asserted and lt_tsr[9] is asserted indicating that the transaction is a
32-bit burst. If the local side cannot handle 32-bit burst transactions, it
must disconnect after the first local transfer.
Also, because the address of the transaction is not at a QWORD boundary
(ad[2..0] == B"100"), the first DWORD transferred to the PCI side is
the high DWORD. The first low DWORD is not transferred to the PCI side.
The pci_mt64 and pci_t64 functions deassert l_ldat_ackn and
assert l_hdat_ackn during the first data transfer on the local side to
indicate that only the high DWORD is transferred to the PCI side, as shown
in
Figure 3–12
PCI Compiler Version 10.1
shows a 32-bit PCI side and 64-bit local side burst memory
Figure 3–12
at clock cycle 7.
are the same as those shown in
Figure 3–12
Figure
3–12, lt_tsr[7] is not
takes one clock cycle on
Functional Description
Figure
3–8,
3–59
Related parts for IPR-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: