IPR-PCI/MT32 Altera, IPR-PCI/MT32 Datasheet - Page 151
IPR-PCI/MT32
Manufacturer Part Number
IPR-PCI/MT32
Description
IP CORE Renewal Of IP-PCI/MT32
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 151 of 358
- Download datasheet (3Mb)
Altera Corporation
January 2011
f
Target Transaction Terminations
For all transactions except configuration transactions, the local-side
device can request a transaction to be terminated with one of several
termination schemes defined by the PCI Local Bus Specification, Revision
3.0. The local-side device can use the lt_discn signal to request a retry
or disconnect. These termination types are considered graceful
terminations and are normally used by a target device to indicate that it
is not ready to receive or supply the requested data. A retry termination
forces the PCI master that initiated the transaction to retry the same
transaction at a later time. A disconnect, on the other hand, does not force
the PCI master to retry the same transaction.
The local-side device can also request a target abort, which indicates that
a catastrophic error has occurred in the device. This termination is
requested by asserting lt_abortn during a target transaction other than
a configuration transaction.
For more details on these termination types, refer to the PCI Local Bus
Specification, Revision 3.0.
Retry
The local-side device can request a retry if, for example, the device cannot
meet the initial latency requirement or because the local resource cannot
transfer data. A target device signals a retry by asserting devseln and
stopn, while deasserting trdyn before the first data phase. The local-
side device can request a retry as long as it did not supply or request at
least one data phase in a burst transaction. In a write transaction, the
local-side device may request a retry by asserting lt_discn as long as it
did not assert the lt_rdyn signal to indicate it is ready for a data transfer.
If lt_rdyn is asserted, it can result in the PCI MegaCore function
asserting the trdyn signal on the PCI bus. Therefore, asserting
lt_discn forces a disconnect instead of a retry. In a read transaction, the
local-side device can request a retry as long as data has not been
transferred to the PCI MegaCore function.
MegaCore functions, excluding the 64-bit signals as noted for pci_mt32
and pci_t32.
PCI Compiler Version 10.1
Figure 3–23
Functional Description
applies to all PCI
3–77
Related parts for IPR-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: