PEB2256H-V12 Infineon Technologies, PEB2256H-V12 Datasheet - Page 431

no-image

PEB2256H-V12

Manufacturer Part Number
PEB2256H-V12
Description
IC INTERFACE LINE 3.3V 80-MQFP
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEB2256H-V12

Applications
*
Interface
*
Voltage - Supply
*
Package / Case
80-SQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PEB2256H-V12
PEB2256H-V12IN

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2256H-V12
Manufacturer:
Infineon Technologies
Quantity:
10 000
XMB
SUEX
XLSC
XPR
Interrupt Status Register 2 (Read)
ISR2
All bits are reset when ISR2 is read.
If bit GCR.VIS is set, interrupt statuses in ISR2 are flagged although they are masked by
register IMR2. However, these masked interrupt statuses neither generate a signal on
INT, nor are visible in register GIS.
FAR
Data Sheet
FAR
7
Transmit Multiframe Begin
This bit is set with the beginning of a transmitted multiframe related to
the internal transmit line interface timing.
Signaling Unit Error Threshold Exceeded - HDLC Channel 1
Masks the indication by interrupt that the selected error threshold for
SS7 signaling units has been exceeded.
0 =
1 =
Note: SUEX is only valid, if SS7 mode is selected.
Transmit Line Status Change
XLSC is set with the rising edge of the bit FRS1.XLO or with any
change of bit FRS1.XLS.
The actual status of the transmit line monitor can be read from the
FRS1.XLS and FRS1.XLO.
Transmit Pool Ready - HDLC Channel 1
A data block of up to 32 bytes can be written to the transmit FIFO.
XPR enables the fastest access to XFIFO. It has to be used for
transmission of long frames, back-to-back frames or frames with
shared flags.
Frame Alignment Recovery
The framer has reached synchronization. Set with the falling edge of
bit FRS0.LFA.
It is set also after alarm simulation is finished and the receiver is still
synchronous.
LFA
Signaling unit error count below selected threshold
Signaling unit error count exceeded selected threshold
If SUEX is caused by an aborted/invalid frame, the interrupt
will be issued regularly until a valid frame is received (e.g. a
FISU).
MFAR
LMFA
431
AIS
LOS
RAR
T1/J1 Registers
FALC56 V1.2
RA
0
PEB 2256
2002-08-27
(6A)

Related parts for PEB2256H-V12